{"id":"https://openalex.org/W4250251278","doi":"https://doi.org/10.1109/coolchips.2013.6547916","title":"A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface","display_name":"A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W4250251278","doi":"https://doi.org/10.1109/coolchips.2013.6547916"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2013.6547916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2013.6547916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE COOL Chips XVI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032938283","display_name":"Noriyuki Miura","orcid":"https://orcid.org/0000-0002-0072-6114"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"N. Miura","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006191655","display_name":"Yusuke Koizumi","orcid":"https://orcid.org/0000-0001-9369-8767"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Koizumi","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066876803","display_name":"Eiichi Sasaki","orcid":"https://orcid.org/0000-0003-3086-3125"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"E. Sasaki","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109964341","display_name":"Yasuhiro Take","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Take","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041549339","display_name":"Hiroki Matsutani","orcid":"https://orcid.org/0000-0001-9578-3842"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Matsutani","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073154009","display_name":"Tadahiro Kuroda","orcid":"https://orcid.org/0000-0003-0617-1057"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kuroda","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040819990","display_name":"H. Amano","orcid":"https://orcid.org/0000-0002-3473-9861"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Amano","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001091323","display_name":"R. Sakamoto","orcid":"https://orcid.org/0000-0002-4453-953X"},"institutions":[{"id":"https://openalex.org/I92614990","display_name":"Tokyo University of Agriculture and Technology","ror":"https://ror.org/00qg0kr10","country_code":"JP","type":"education","lineage":["https://openalex.org/I92614990"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"R. Sakamoto","raw_affiliation_strings":["Tokyo University of Agriculture and Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo University of Agriculture and Technology, Japan","institution_ids":["https://openalex.org/I92614990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113814187","display_name":"M. Namiki","orcid":null},"institutions":[{"id":"https://openalex.org/I92614990","display_name":"Tokyo University of Agriculture and Technology","ror":"https://ror.org/00qg0kr10","country_code":"JP","type":"education","lineage":["https://openalex.org/I92614990"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Namiki","raw_affiliation_strings":["Tokyo University of Agriculture and Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo University of Agriculture and Technology, Japan","institution_ids":["https://openalex.org/I92614990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030692253","display_name":"Kimiyoshi Usami","orcid":"https://orcid.org/0000-0002-8911-3313"},"institutions":[{"id":"https://openalex.org/I171481255","display_name":"Shibaura Institute of Technology","ror":"https://ror.org/020wjcq07","country_code":"JP","type":"education","lineage":["https://openalex.org/I171481255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Usami","raw_affiliation_strings":["Shibaura Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Shibaura Institute of Technology, Japan","institution_ids":["https://openalex.org/I171481255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103017591","display_name":"Masaaki Kondo","orcid":"https://orcid.org/0000-0002-6025-8738"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kondo","raw_affiliation_strings":["University of Electro-Communications, Japan"],"affiliations":[{"raw_affiliation_string":"University of Electro-Communications, Japan","institution_ids":["https://openalex.org/I20529979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090578339","display_name":"Hiroshi Nakamura","orcid":"https://orcid.org/0009-0005-6505-1903"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Nakamura","raw_affiliation_strings":["University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5032938283"],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":0.3625,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71782698,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.751253604888916},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7399449944496155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5820732712745667},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5163106322288513},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4922401010990143},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48507633805274963},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.48213931918144226},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4712786078453064},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4628630578517914},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.44034987688064575},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4157172441482544},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37131714820861816},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3284232020378113},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22563984990119934},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.15014159679412842},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13033556938171387},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10068434476852417},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09060022234916687}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.751253604888916},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7399449944496155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5820732712745667},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5163106322288513},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4922401010990143},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48507633805274963},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.48213931918144226},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4712786078453064},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4628630578517914},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44034987688064575},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4157172441482544},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37131714820861816},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3284232020378113},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22563984990119934},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.15014159679412842},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13033556938171387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10068434476852417},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09060022234916687},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2013.6547916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2013.6547916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE COOL Chips XVI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2009997678","https://openalex.org/W2043240286","https://openalex.org/W2115083570","https://openalex.org/W2168063067","https://openalex.org/W6677665344"],"related_works":["https://openalex.org/W2154351074","https://openalex.org/W2151223307","https://openalex.org/W2023400509","https://openalex.org/W2332054630","https://openalex.org/W2590100594","https://openalex.org/W2609678089","https://openalex.org/W2898122376","https://openalex.org/W1987176048","https://openalex.org/W2293773707","https://openalex.org/W1968331620"],"abstract_inverted_index":{"A":[0,108],"scalable":[1,37],"heterogeneous":[2,8],"multi-core":[3,17],"processor":[4,52],"is":[5,80,95],"developed.":[6],"3D":[7,38,106],"chip":[9],"stacking":[10],"of":[11,48],"a":[12,36,101],"general-purpose":[13],"CPU":[14],"and":[15,27,63,82,103],"reconfigurable":[16],"accelerators":[18],"improves":[19],"computational":[20],"energy":[21,68],"efficiency":[22,69],"by":[23],"proper":[24],"task":[25],"assignment":[26],"massive":[28],"parallel":[29],"computing.":[30],"The":[31],"stacked":[32,49],"chips":[33],"interconnect":[34],"through":[35],"Network":[39],"on":[40],"Chip":[41],"(NoC).":[42],"By":[43],"simply":[44],"changing":[45],"the":[46,67,132],"number":[47],"accelerator":[50],"chips,":[51],"parallelism":[53],"can":[54,70],"be":[55,71],"widely":[56],"scaled.":[57],"In":[58],"combination":[59],"with":[60,115],"Dynamic":[61],"Voltage":[62],"Frequency":[64],"Scaling":[65],"(DVFS),":[66],"optimized":[72],"for":[73,131],"various":[74],"performance":[75],"requirements.":[76],"No":[77],"design":[78],"change":[79],"needed,":[81],"hence":[83],"no":[84],"additional":[85],"Non-Recurring":[86],"Engineering":[87],"(NRE)":[88],"cost.":[89],"An":[90],"inductive-coupling":[91],"ThruChip":[92],"Interface":[93],"(TCI)":[94],"applied":[96],"to":[97],"stacked-chip":[98],"communications,":[99],"forming":[100],"low-cost":[102],"robust":[104],"high-speed":[105],"NoC.":[107],"prototype":[109],"demonstration":[110],"system":[111,121],"has":[112],"been":[113],"developed":[114],"65nm":[116],"CMOS":[117],"test":[118],"chips.":[119],"Successful":[120],"operations":[122],"including":[123],"10-hours":[124],"continuous":[125],"Linux":[126],"OS":[127],"operation":[128],"are":[129],"confirmed":[130],"first":[133],"time.":[134]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}