{"id":"https://openalex.org/W2074591277","doi":"https://doi.org/10.1109/coolchips.2012.6216583","title":"A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors","display_name":"A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2074591277","doi":"https://doi.org/10.1109/coolchips.2012.6216583","mag":"2074591277"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2012.6216583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2012.6216583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE COOL Chips XV","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112047062","display_name":"Yasuhisa Shimazaki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Yasuhisa Shimazaki","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan","[Renesas Electronics Corporation, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"[Renesas Electronics Corporation, Tokyo, Japan]","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032938283","display_name":"Noriyuki Miura","orcid":"https://orcid.org/0000-0002-0072-6114"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Noriyuki Miura","raw_affiliation_strings":["Keio University, Kanagawa, Japan","Keio Univ. Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Keio Univ. Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073154009","display_name":"Tadahiro Kuroda","orcid":"https://orcid.org/0000-0003-0617-1057"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadahiro Kuroda","raw_affiliation_strings":["Keio University, Kanagawa, Japan","Keio Univ. Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Keio Univ. Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20539546,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.7093234062194824},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5977995991706848},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5794468522071838},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.509154736995697},{"id":"https://openalex.org/keywords/electromagnetic-coil","display_name":"Electromagnetic coil","score":0.5047246217727661},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4667893350124359},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4419759511947632},{"id":"https://openalex.org/keywords/superposition-principle","display_name":"Superposition principle","score":0.4372923970222473},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.42800647020339966},{"id":"https://openalex.org/keywords/inductive-coupling","display_name":"Inductive coupling","score":0.4169904589653015},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36593982577323914},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.339273065328598},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31212979555130005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2004404366016388},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15986764430999756},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.15018796920776367},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10779571533203125}],"concepts":[{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.7093234062194824},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5977995991706848},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5794468522071838},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.509154736995697},{"id":"https://openalex.org/C30403606","wikidata":"https://www.wikidata.org/wiki/Q2981904","display_name":"Electromagnetic coil","level":2,"score":0.5047246217727661},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4667893350124359},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4419759511947632},{"id":"https://openalex.org/C27753989","wikidata":"https://www.wikidata.org/wiki/Q284885","display_name":"Superposition principle","level":2,"score":0.4372923970222473},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.42800647020339966},{"id":"https://openalex.org/C177872590","wikidata":"https://www.wikidata.org/wiki/Q1498289","display_name":"Inductive coupling","level":2,"score":0.4169904589653015},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36593982577323914},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.339273065328598},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31212979555130005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2004404366016388},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15986764430999756},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.15018796920776367},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10779571533203125},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2012.6216583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2012.6216583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE COOL Chips XV","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1585404810","https://openalex.org/W2006052255","https://openalex.org/W2025980530","https://openalex.org/W2050252363","https://openalex.org/W2073822093","https://openalex.org/W2159976836","https://openalex.org/W2166260169","https://openalex.org/W3151285235","https://openalex.org/W6634942181"],"related_works":["https://openalex.org/W2035329725","https://openalex.org/W4376641153","https://openalex.org/W2070875936","https://openalex.org/W4308749380","https://openalex.org/W4250391473","https://openalex.org/W3045075405","https://openalex.org/W3171349688","https://openalex.org/W2253703632","https://openalex.org/W3199354730","https://openalex.org/W3083877071"],"abstract_inverted_index":{"We":[0],"propose":[1],"3-D":[2],"integrated":[3],"mobile":[4],"phone":[5],"system":[6],"utilizing":[7],"an":[8],"inductive-coupling":[9,50],"link.":[10],"To":[11],"realize":[12],"energy":[13],"efficient":[14],"3-die":[15,71],"stacking,":[16],"a":[17,24,34,38,43],"slew-rate":[18],"controlled":[19],"footer":[20],"switch":[21],"scheme":[22,29],"and":[23,63,68],"superposition":[25],"of":[26,37,55,81],"magnetic":[27],"field":[28],"are":[30],"proposed.":[31],"By":[32],"using":[33],"place-and-route":[35],"model":[36],"coil,":[39],"we":[40],"demonstrate":[41],"that":[42],"commercial":[44],"layout":[45],"tool":[46],"can":[47],"handle":[48],"the":[49,56,82],"link":[51],"module":[52],"successfully.":[53],"Performance":[54],"proposed":[57],"circuit":[58],"is":[59,76,79],"estimated":[60],"as":[61],"5.184Gbps/ch":[62],"6.1pJ/b":[64],"for":[65,70],"2-die":[66],"stacking":[67],"9.5pJ/b":[69],"stacking.":[72],"The":[73],"area":[74],"efficiency":[75],"592\u03bcm2/Gbps,":[77],"which":[78],"1/330":[80],"prior":[83],"art.":[84]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}