{"id":"https://openalex.org/W2132078216","doi":"https://doi.org/10.1109/coolchips.2011.5890925","title":"Loop-Directed Mothballing: Power-gating execution units using fast analysis of inner loops","display_name":"Loop-Directed Mothballing: Power-gating execution units using fast analysis of inner loops","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2132078216","doi":"https://doi.org/10.1109/coolchips.2011.5890925","mag":"2132078216"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2011.5890925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2011.5890925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Cool Chips XIV","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021419500","display_name":"C. A. Court","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"C. A. Court","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Department of Computing, Imperial College London London, United Kingdom SW7 2AZ"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Computing, Imperial College London London, United Kingdom SW7 2AZ","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000319133","display_name":"Paul H. J. Kelly","orcid":"https://orcid.org/0000-0001-5905-1804"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P. H. J. Kelly","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Department of Computing, Imperial College London London, United Kingdom SW7 2AZ"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Computing, Imperial College London London, United Kingdom SW7 2AZ","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021419500"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15731195,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7717695832252502},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6571919322013855},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6385544538497925},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6283748745918274},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5807638168334961},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5558887124061584},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4333256483078003},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.43045011162757874},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.42657727003097534},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4231339693069458},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3701817989349365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3683362305164337},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24248284101486206},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22029855847358704},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19535109400749207},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13242903351783752}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7717695832252502},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6571919322013855},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6385544538497925},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6283748745918274},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5807638168334961},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5558887124061584},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4333256483078003},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.43045011162757874},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.42657727003097534},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4231339693069458},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3701817989349365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3683362305164337},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24248284101486206},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22029855847358704},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19535109400749207},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13242903351783752},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2011.5890925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2011.5890925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Cool Chips XIV","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.4099999964237213,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1503616167","https://openalex.org/W1576208980","https://openalex.org/W2032094184","https://openalex.org/W2043240286","https://openalex.org/W2139542266","https://openalex.org/W2170382128","https://openalex.org/W4285719527","https://openalex.org/W6630369488","https://openalex.org/W6634638205"],"related_works":["https://openalex.org/W2259094912","https://openalex.org/W2972036948","https://openalex.org/W1987649265","https://openalex.org/W2371329481","https://openalex.org/W2570585251","https://openalex.org/W2530008369","https://openalex.org/W2152979262","https://openalex.org/W4390197045","https://openalex.org/W2339082925","https://openalex.org/W1949070338"],"abstract_inverted_index":{"Static":[0],"power":[1,23,66],"dissipation":[2],"has":[3],"been":[4],"identified":[5],"as":[6],"a":[7],"limiting":[8],"factor":[9],"in":[10],"future":[11],"microprocessor":[12],"technologies.":[13],"This":[14],"paper":[15],"presents":[16],"Loop-Directed":[17],"Mothballing":[18],"(LDM)":[19],"to":[20],"reduce":[21],"static":[22],"by":[24,39,55],"power-gating":[25],"execution":[26],"units.":[27],"The":[28],"method":[29],"accurately":[30],"predicts":[31],"the":[32,46,51],"resource":[33],"requirements":[34],"and":[35],"limits":[36],"performance":[37],"degradation":[38],"focussing":[40],"on":[41],"inner":[42],"loops.":[43],"In":[44],"simulation,":[45],"energy-delay":[47],"product":[48],"(EDP)":[49],"of":[50],"processor":[52],"is":[53],"reduced":[54],"10.3%.":[56],"Two":[57],"prior":[58],"methods":[59],"show":[60],"worse":[61],"EDP":[62],"despite":[63],"having":[64],"greater":[65],"savings.":[67]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}