{"id":"https://openalex.org/W2123285514","doi":"https://doi.org/10.1109/coolchips.2011.5890918","title":"SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator","display_name":"SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2123285514","doi":"https://doi.org/10.1109/coolchips.2011.5890918","mag":"2123285514"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2011.5890918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2011.5890918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Cool Chips XIV","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106034164","display_name":"Nobuaki Ozaki","orcid":"https://orcid.org/0009-0009-6555-4307"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Nobuaki Ozaki","raw_affiliation_strings":["Amano Laboratory, Keio University, Japan","Amano Lab. Keio Univ#TAB#"],"affiliations":[{"raw_affiliation_string":"Amano Laboratory, Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Amano Lab. Keio Univ#TAB#","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030692253","display_name":"Kimiyoshi Usami","orcid":"https://orcid.org/0000-0002-8911-3313"},"institutions":[{"id":"https://openalex.org/I171481255","display_name":"Shibaura Institute of Technology","ror":"https://ror.org/020wjcq07","country_code":"JP","type":"education","lineage":["https://openalex.org/I171481255"]},{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kimiyoshi Usami","raw_affiliation_strings":["Keio University, Japan","Shibaura Tech. Univ"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Shibaura Tech. Univ","institution_ids":["https://openalex.org/I171481255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113742339","display_name":"Hideharu Amano","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideharu Amano","raw_affiliation_strings":["University of Tokyo, Japan","Keio Univ"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Keio Univ","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113856358","display_name":"Mitaro Namiki","orcid":null},"institutions":[{"id":"https://openalex.org/I92614990","display_name":"Tokyo University of Agriculture and Technology","ror":"https://ror.org/00qg0kr10","country_code":"JP","type":"education","lineage":["https://openalex.org/I92614990"]},{"id":"https://openalex.org/I171481255","display_name":"Shibaura Institute of Technology","ror":"https://ror.org/020wjcq07","country_code":"JP","type":"education","lineage":["https://openalex.org/I171481255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mitaro Namiki","raw_affiliation_strings":["Shibaura Technology University, Japan","Tokyo Univ. of Agriculture and Technology"],"affiliations":[{"raw_affiliation_string":"Shibaura Technology University, Japan","institution_ids":["https://openalex.org/I171481255"]},{"raw_affiliation_string":"Tokyo Univ. of Agriculture and Technology","institution_ids":["https://openalex.org/I92614990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090578339","display_name":"Hiroshi Nakamura","orcid":"https://orcid.org/0009-0005-6505-1903"},"institutions":[{"id":"https://openalex.org/I127317711","display_name":"Tokyo University of Agriculture","ror":"https://ror.org/05crbcr45","country_code":"JP","type":"education","lineage":["https://openalex.org/I127317711"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Nakamura","raw_affiliation_strings":["Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Japan","university of Tokyo;"],"affiliations":[{"raw_affiliation_string":"Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Japan","institution_ids":["https://openalex.org/I127317711"]},{"raw_affiliation_string":"university of Tokyo;","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103017591","display_name":"Masaaki Kondo","orcid":"https://orcid.org/0000-0002-6025-8738"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masaaki Kondo","raw_affiliation_strings":["Tokyo University of Electro-Communication, Japan","Tokyo Univ. of Electro-Communication#TAB#"],"affiliations":[{"raw_affiliation_string":"Tokyo University of Electro-Communication, Japan","institution_ids":["https://openalex.org/I20529979"]},{"raw_affiliation_string":"Tokyo Univ. of Electro-Communication#TAB#","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5106034164"],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":0.7556,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74000191,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9431254863739014},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6465890407562256},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5423179268836975},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5235395431518555},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5212953090667725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5088186860084534},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49964475631713867},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48985669016838074},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.47024765610694885},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4217485785484314},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3976619839668274},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32525426149368286},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25758814811706543},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17105290293693542},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10124394297599792},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08180621266365051}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9431254863739014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6465890407562256},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5423179268836975},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5235395431518555},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5212953090667725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5088186860084534},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49964475631713867},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48985669016838074},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.47024765610694885},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4217485785484314},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3976619839668274},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32525426149368286},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25758814811706543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17105290293693542},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10124394297599792},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08180621266365051}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2011.5890918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2011.5890918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Cool Chips XIV","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1998202312","https://openalex.org/W2087010081","https://openalex.org/W2109621823","https://openalex.org/W2119060381","https://openalex.org/W2155824140","https://openalex.org/W3152072806","https://openalex.org/W6676688740"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W970262775","https://openalex.org/W2070693700","https://openalex.org/W2054875092","https://openalex.org/W2212780753","https://openalex.org/W2127609558"],"abstract_inverted_index":{"SLD(Silent":[0],"Large":[1],"Datapath)-1":[2],"is":[3],"a":[4,12,29],"prototype":[5],"accelerator":[6],"for":[7,32],"media":[8],"processing":[9],"consisting":[10],"of":[11,54,60],"large":[13],"Processing":[14],"Element":[15],"(PE)":[16],"array":[17],"which":[18],"includes":[19],"24bit":[20],"8":[21,23],"\u00d7":[22,41],"PEs":[24],"with":[25],"combinatorial":[26],"circuits":[27],"and":[28,46,57],"small":[30],"micro-controller":[31],"data":[33],"memory":[34],"access.":[35],"It":[36],"was":[37],"fabricated":[38],"in":[39],"2.1mm":[40],"4.2mm":[42],"65":[43],"nm":[44],"CMOS,":[45],"achieves":[47],"1.356GOPS/11mW":[48],"sustained":[49],"performance":[50],"by":[51],"reducing":[52],"overhead":[53],"clock":[55],"tree":[56],"the":[58],"benefit":[59],"voltage":[61],"scaling.":[62]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
