{"id":"https://openalex.org/W2795270727","doi":"https://doi.org/10.1109/conielecomp.2018.8327181","title":"High-level design of a 2<sup>nd</sup> order DT-SDM via SIMSIDES and its FPAA implementation","display_name":"High-level design of a 2<sup>nd</sup> order DT-SDM via SIMSIDES and its FPAA implementation","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2795270727","doi":"https://doi.org/10.1109/conielecomp.2018.8327181","mag":"2795270727"},"language":"en","primary_location":{"id":"doi:10.1109/conielecomp.2018.8327181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/conielecomp.2018.8327181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on Electronics, Communications and Computers (CONIELECOMP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030016993","display_name":"Luis Abraham S\u00e1nchez Gaspariano","orcid":null},"institutions":[{"id":"https://openalex.org/I721619","display_name":"Benem\u00e9rita Universidad Aut\u00f3noma de Puebla","ror":"https://ror.org/03p2z7827","country_code":"MX","type":"education","lineage":["https://openalex.org/I721619"]}],"countries":["MX"],"is_corresponding":true,"raw_author_name":"Luis A. Sanchez Gaspariano","raw_affiliation_strings":["Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX"],"affiliations":[{"raw_affiliation_string":"Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX","institution_ids":["https://openalex.org/I721619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060510986","display_name":"Carlos Mu\u00f1iz-Montero","orcid":"https://orcid.org/0000-0003-4386-5066"},"institutions":[{"id":"https://openalex.org/I4210125856","display_name":"Universidad Polit\u00e9cnica de Puebla","ror":"https://ror.org/02a3pzh97","country_code":"MX","type":"education","lineage":["https://openalex.org/I4210125856"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Carlos Muniz Montero","raw_affiliation_strings":["Ingenieria en Electr6nica y Telecomunicaciones, Universidad Politecnica de Puebla, Puebla, Mexico"],"affiliations":[{"raw_affiliation_string":"Ingenieria en Electr6nica y Telecomunicaciones, Universidad Politecnica de Puebla, Puebla, Mexico","institution_ids":["https://openalex.org/I4210125856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000655140","display_name":"Yazmin Gaytan Luis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125856","display_name":"Universidad Polit\u00e9cnica de Puebla","ror":"https://ror.org/02a3pzh97","country_code":"MX","type":"education","lineage":["https://openalex.org/I4210125856"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Yazmin Gaytan Luis","raw_affiliation_strings":["Maestria en Ingenieria en Sistemas y Computo, Inteligente Universidad Politecnica de Puebla, Puebla, Mexico"],"affiliations":[{"raw_affiliation_string":"Maestria en Ingenieria en Sistemas y Computo, Inteligente Universidad Politecnica de Puebla, Puebla, Mexico","institution_ids":["https://openalex.org/I4210125856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079487873","display_name":"Victor R. Gonzalez Diaz","orcid":null},"institutions":[{"id":"https://openalex.org/I721619","display_name":"Benem\u00e9rita Universidad Aut\u00f3noma de Puebla","ror":"https://ror.org/03p2z7827","country_code":"MX","type":"education","lineage":["https://openalex.org/I721619"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Victor R. Gonzalez Diaz","raw_affiliation_strings":["Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX"],"affiliations":[{"raw_affiliation_string":"Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX","institution_ids":["https://openalex.org/I721619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029391974","display_name":"Jes\u00fas M. Mu\u00f1oz\u2010Pacheco","orcid":"https://orcid.org/0000-0002-9106-6982"},"institutions":[{"id":"https://openalex.org/I721619","display_name":"Benem\u00e9rita Universidad Aut\u00f3noma de Puebla","ror":"https://ror.org/03p2z7827","country_code":"MX","type":"education","lineage":["https://openalex.org/I721619"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Jesus M. Munoz Pacheco","raw_affiliation_strings":["Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX"],"affiliations":[{"raw_affiliation_string":"Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX","institution_ids":["https://openalex.org/I721619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034449616","display_name":"Roberto Ambrosio","orcid":"https://orcid.org/0000-0003-4942-6320"},"institutions":[{"id":"https://openalex.org/I721619","display_name":"Benem\u00e9rita Universidad Aut\u00f3noma de Puebla","ror":"https://ror.org/03p2z7827","country_code":"MX","type":"education","lineage":["https://openalex.org/I721619"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Roberto C. Ambrosio Lazaro","raw_affiliation_strings":["Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX"],"affiliations":[{"raw_affiliation_string":"Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX","institution_ids":["https://openalex.org/I721619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101070245","display_name":"Alejandro D\u00edaz S\u00e1nchez","orcid":null},"institutions":[{"id":"https://openalex.org/I721619","display_name":"Benem\u00e9rita Universidad Aut\u00f3noma de Puebla","ror":"https://ror.org/03p2z7827","country_code":"MX","type":"education","lineage":["https://openalex.org/I721619"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Alejandro Diaz Sanchez","raw_affiliation_strings":["Facultad de Ciencias de la, Universidad Autonoma de Puebla, Puebla, Mexico"],"affiliations":[{"raw_affiliation_string":"Facultad de Ciencias de la, Universidad Autonoma de Puebla, Puebla, Mexico","institution_ids":["https://openalex.org/I721619"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050083608","display_name":"Pedro Guzman Simon","orcid":null},"institutions":[{"id":"https://openalex.org/I721619","display_name":"Benem\u00e9rita Universidad Aut\u00f3noma de Puebla","ror":"https://ror.org/03p2z7827","country_code":"MX","type":"education","lineage":["https://openalex.org/I721619"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Pedro Guzman Simon","raw_affiliation_strings":["Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX"],"affiliations":[{"raw_affiliation_string":"Benemerita Universidad Autonoma de Puebla, Puebla, Puebla, MX","institution_ids":["https://openalex.org/I721619"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5030016993"],"corresponding_institution_ids":["https://openalex.org/I721619"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.02919201,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5888235569000244},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5372564196586609},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4900428056716919},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4302801489830017},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4003332853317261},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32156819105148315},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31008732318878174},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27429232001304626},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15157300233840942},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1097831130027771}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5888235569000244},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5372564196586609},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4900428056716919},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4302801489830017},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4003332853317261},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32156819105148315},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31008732318878174},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27429232001304626},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15157300233840942},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1097831130027771},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/conielecomp.2018.8327181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/conielecomp.2018.8327181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on Electronics, Communications and Computers (CONIELECOMP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W424032952","https://openalex.org/W1501863144","https://openalex.org/W1508897198","https://openalex.org/W2022893301","https://openalex.org/W2140058615","https://openalex.org/W2511877553","https://openalex.org/W2514447793","https://openalex.org/W2550804763","https://openalex.org/W2572212840","https://openalex.org/W2581188453","https://openalex.org/W2592144269","https://openalex.org/W2604309496","https://openalex.org/W2742359881","https://openalex.org/W2744730221","https://openalex.org/W4256263005"],"related_works":["https://openalex.org/W2022544890","https://openalex.org/W2394097730","https://openalex.org/W3014521742","https://openalex.org/W2475378634","https://openalex.org/W2113405914","https://openalex.org/W4312353617","https://openalex.org/W2260963831","https://openalex.org/W4235249401","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"a":[3,7,47,66],"high-level":[4],"design":[5],"of":[6,39],"2":[8],"<sup":[9],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[10],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[11],"order":[12],"discrete":[13],"time":[14],"SD":[15,40],"modulator":[16],"via":[17],"SIMSIDES-SIMULINK":[18],"and":[19,54,65],"its":[20],"FPAA":[21],"(Anadigm":[22],"AN231K04-DVLP3":[23],"development":[24],"kit)":[25],"implementation":[26],"are":[27],"presented.":[28],"Experimental":[29,59],"results":[30,60],"prove":[31],"the":[32],"SIMSIDES":[33],"viability":[34],"for":[35],"low-cost":[36],"fast":[37],"prototyping":[38],"modulators":[41],"in":[42],"embedded":[43],"hardware,":[44],"which":[45],"is":[46],"handy":[48],"alternative":[49],"compared":[50],"to":[51],"more":[52],"expensive":[53],"slow":[55],"CMOS":[56],"process":[57],"realization.":[58],"include":[61],"50dB":[62],"SNR,":[63],"ENOB=8":[64],"128":[67],"OSR.":[68]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}