{"id":"https://openalex.org/W4391877762","doi":"https://doi.org/10.1109/comsnets59351.2024.10427417","title":"Exploiting Open Source Tools for FPGA Design Flow","display_name":"Exploiting Open Source Tools for FPGA Design Flow","publication_year":2024,"publication_date":"2024-01-03","ids":{"openalex":"https://openalex.org/W4391877762","doi":"https://doi.org/10.1109/comsnets59351.2024.10427417"},"language":"en","primary_location":{"id":"doi:10.1109/comsnets59351.2024.10427417","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/comsnets59351.2024.10427417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 16th International Conference on COMmunication Systems & NETworkS (COMSNETS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010345143","display_name":"Rajashekhar Reddy Tella","orcid":null},"institutions":[{"id":"https://openalex.org/I4210152718","display_name":"Indian Institute of Technology Dharwad","ror":"https://ror.org/0509djg30","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210152718"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rajashekhar Reddy Tella","raw_affiliation_strings":["IIT Dharwad,Department of Computer Science and Engineering,Dharwad,India","Department of Computer Science and Engineering, IIT Dharwad, Dharwad, India"],"affiliations":[{"raw_affiliation_string":"IIT Dharwad,Department of Computer Science and Engineering,Dharwad,India","institution_ids":["https://openalex.org/I4210152718"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Dharwad, Dharwad, India","institution_ids":["https://openalex.org/I4210152718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111130580","display_name":"Shubh Agarwal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210152718","display_name":"Indian Institute of Technology Dharwad","ror":"https://ror.org/0509djg30","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210152718"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shubh Agarwal","raw_affiliation_strings":["IIT Dharwad,Department of Computer Science and Engineering,Dharwad,India","Department of Computer Science and Engineering, IIT Dharwad, Dharwad, India"],"affiliations":[{"raw_affiliation_string":"IIT Dharwad,Department of Computer Science and Engineering,Dharwad,India","institution_ids":["https://openalex.org/I4210152718"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Dharwad, Dharwad, India","institution_ids":["https://openalex.org/I4210152718"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023429190","display_name":"Koteswararao Kondepu","orcid":"https://orcid.org/0000-0003-0184-1218"},"institutions":[{"id":"https://openalex.org/I4210152718","display_name":"Indian Institute of Technology Dharwad","ror":"https://ror.org/0509djg30","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210152718"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Koteswararao Kondepu","raw_affiliation_strings":["IIT Dharwad,Department of Computer Science and Engineering,Dharwad,India","Department of Computer Science and Engineering, IIT Dharwad, Dharwad, India"],"affiliations":[{"raw_affiliation_string":"IIT Dharwad,Department of Computer Science and Engineering,Dharwad,India","institution_ids":["https://openalex.org/I4210152718"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Dharwad, Dharwad, India","institution_ids":["https://openalex.org/I4210152718"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010345143"],"corresponding_institution_ids":["https://openalex.org/I4210152718"],"apc_list":null,"apc_paid":null,"fwci":0.5198,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55942806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"324","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.965499997138977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.965499997138977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9211000204086304,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7039614319801331},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.649946928024292},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5363529920578003},{"id":"https://openalex.org/keywords/open-source","display_name":"Open source","score":0.53020179271698},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.43825945258140564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38557595014572144},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35325193405151367},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2167610228061676},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10737287998199463}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7039614319801331},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.649946928024292},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5363529920578003},{"id":"https://openalex.org/C3018397939","wikidata":"https://www.wikidata.org/wiki/Q3644502","display_name":"Open source","level":3,"score":0.53020179271698},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.43825945258140564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38557595014572144},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35325193405151367},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2167610228061676},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10737287998199463},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/comsnets59351.2024.10427417","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/comsnets59351.2024.10427417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 16th International Conference on COMmunication Systems & NETworkS (COMSNETS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W2992783169","https://openalex.org/W3027559990","https://openalex.org/W4220827946","https://openalex.org/W4377082480","https://openalex.org/W4379115958"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W2091330445","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W1631753024"],"abstract_inverted_index":{"The":[0,108],"escalating":[1],"demands":[2],"of":[3,17,43],"data":[4],"processing":[5],"applications":[6],"have":[7],"propelled":[8],"Field":[9],"Programmable":[10],"Gate":[11],"Array":[12],"(FPGA)s":[13],"into":[14],"the":[15,38,47,75,86,106,112,118],"forefront":[16],"programmable":[18],"accelerators":[19],"in":[20,37],"modern":[21],"computing":[22],"systems.":[23],"Design":[24],"automation":[25],"or":[26],"computer-aided":[27],"design":[28,53,77],"(CAD)":[29],"for":[30,74,81,102,116],"FPGAs":[31],"has":[32],"played":[33],"a":[34,61,68,94,99],"critical":[35],"role":[36],"rapid":[39],"advancement":[40],"and":[41,57,91,96],"adoption":[42],"FPGA":[44,76],"technology":[45],"over":[46],"past":[48],"two":[49],"decades.":[50],"Traditionally,":[51],"these":[52],"flows":[54],"are":[55,89],"closed-source":[56],"highly":[58],"specialized":[59],"to":[60,105],"particular":[62],"vendor's":[63],"devices.":[64],"This":[65],"paper":[66],"demonstrates":[67],"fully":[69],"free,":[70],"open-source":[71,87],"software":[72],"(FOSS)":[73],"flow":[78],"that":[79,111],"works":[80],"multiple":[82],"boards.":[83],"Here,":[84],"all":[85],"tools":[88],"installed":[90],"packaged":[92],"as":[93],"container":[95,120],"integrated":[97],"with":[98],"federated":[100],"platform":[101],"easy":[103],"access":[104],"users.":[107],"results":[109],"show":[110],"end-to-end":[113],"resource":[114],"allocation":[115],"reserving":[117],"FOSS":[119],"is":[121],"around":[122],"11sec.":[123]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}