{"id":"https://openalex.org/W4285407097","doi":"https://doi.org/10.1109/comm54429.2022.9817221","title":"Open-Source, Modular, Graphical FPGA Board-Level Simulator","display_name":"Open-Source, Modular, Graphical FPGA Board-Level Simulator","publication_year":2022,"publication_date":"2022-06-16","ids":{"openalex":"https://openalex.org/W4285407097","doi":"https://doi.org/10.1109/comm54429.2022.9817221"},"language":"en","primary_location":{"id":"doi:10.1109/comm54429.2022.9817221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/comm54429.2022.9817221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 14th International Conference on Communications (COMM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010672926","display_name":"George-Vl\u0103du\u021b Popescu","orcid":"https://orcid.org/0000-0002-7962-1875"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"George-Vladut Popescu","raw_affiliation_strings":["University Politehnica of Bucharest,Faculty of Electronics, Telecommunications and Information Technology,Bucharest,Romania","Faculty of Electronics, Telecommunications and Information Technology, University Politehnica of Bucharest, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"University Politehnica of Bucharest,Faculty of Electronics, Telecommunications and Information Technology,Bucharest,Romania","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Information Technology, University Politehnica of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102741227","display_name":"R. Hobincu","orcid":"https://orcid.org/0000-0001-7602-5771"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Radu Hobincu","raw_affiliation_strings":["University Politehnica of Bucharest,Faculty of Electronics, Telecommunications and Information Technology,Bucharest,Romania","Faculty of Electronics, Telecommunications and Information Technology, University Politehnica of Bucharest, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"University Politehnica of Bucharest,Faculty of Electronics, Telecommunications and Information Technology,Bucharest,Romania","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Information Technology, University Politehnica of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010672926"],"corresponding_institution_ids":["https://openalex.org/I61641377"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07481854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7823429107666016},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7729924917221069},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.7251896858215332},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6982110738754272},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6727072596549988},{"id":"https://openalex.org/keywords/graphical-user-interface","display_name":"Graphical user interface","score":0.6416931748390198},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6008634567260742},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48634034395217896},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47810715436935425},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.45836716890335083},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42308926582336426},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.41869229078292847},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.213219553232193}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7823429107666016},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7729924917221069},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.7251896858215332},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6982110738754272},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6727072596549988},{"id":"https://openalex.org/C37789001","wikidata":"https://www.wikidata.org/wiki/Q782543","display_name":"Graphical user interface","level":2,"score":0.6416931748390198},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6008634567260742},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48634034395217896},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47810715436935425},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.45836716890335083},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42308926582336426},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.41869229078292847},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.213219553232193},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/comm54429.2022.9817221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/comm54429.2022.9817221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 14th International Conference on Communications (COMM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1864032062","https://openalex.org/W1971547752","https://openalex.org/W2030935437","https://openalex.org/W2090985402","https://openalex.org/W2106562406","https://openalex.org/W2118132290","https://openalex.org/W2147657366","https://openalex.org/W2576538144","https://openalex.org/W3117084192","https://openalex.org/W3117393713","https://openalex.org/W4245923077","https://openalex.org/W4246226370"],"related_works":["https://openalex.org/W4319792258","https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2220641111","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W4312574669"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,13,17,46],"software":[4],"FPGA":[5],"board":[6,38],"simulator":[7],"having":[8],"Xilinx's":[9],"Vivado":[10],"toolchain":[11],"as":[12,24,45,78,89],"backend.":[14],"It":[15],"offers":[16],"GUI":[18,68],"interface":[19],"to":[20,33],"basic":[21],"components":[22],"such":[23],"LEDs,":[25],"buttons,":[26],"and":[27,29,51],"switches,":[28],"may":[30],"be":[31,87],"configured":[32],"run":[34],"with":[35],"virtually":[36],"any":[37],"without":[39],"recompilation,":[40],"which":[41],"is":[42,63],"very":[43],"useful":[44],"teaching/self-teaching/training":[47],"tool.":[48],"Both":[49],"combinational":[50],"sequential":[52],"circuits":[53],"are":[54],"supported":[55],"if":[56],"described":[57],"in":[58,79],"Verilog":[59],"HDL.":[60],"Their":[61],"output":[62],"shown":[64],"on":[65,76],"the":[66],"proposed":[67],"environment":[69],"resembling":[70],"various":[71],"specific":[72],"boards,":[73],"not":[74],"just":[75],"waveforms":[77],"usual":[80],"digital":[81],"design":[82],"simulators.":[83],"The":[84],"testbench":[85],"can":[86],"expressed":[88],"user":[90],"interaction":[91],"instead":[92],"of":[93],"non-synthesizable":[94],"code.":[95]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}