{"id":"https://openalex.org/W3043593514","doi":"https://doi.org/10.1109/comm48946.2020.9141980","title":"A New VLSI Algorithm for an Efficient VLSI Implementation of Type IV DST based on Short Band- Correlation Structures","display_name":"A New VLSI Algorithm for an Efficient VLSI Implementation of Type IV DST based on Short Band- Correlation Structures","publication_year":2020,"publication_date":"2020-06-01","ids":{"openalex":"https://openalex.org/W3043593514","doi":"https://doi.org/10.1109/comm48946.2020.9141980","mag":"3043593514"},"language":"en","primary_location":{"id":"doi:10.1109/comm48946.2020.9141980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/comm48946.2020.9141980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 13th International Conference on Communications (COMM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009246558","display_name":"Doru Florin Chiper","orcid":"https://orcid.org/0000-0002-3322-4663"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Doru Florin Chiper","raw_affiliation_strings":["Dept. of Applied Electronics, Technical University \"Gh.Asachi\", Iasi, Romania"],"affiliations":[{"raw_affiliation_string":"Dept. of Applied Electronics, Technical University \"Gh.Asachi\", Iasi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050948290","display_name":"Laura Teodora Cotorobai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Laura Teodora Cotorobai","raw_affiliation_strings":["Dept. of Applied Electronics, Technical University \"Gh.Asachi\", Iasi, Romania"],"affiliations":[{"raw_affiliation_string":"Dept. of Applied Electronics, Technical University \"Gh.Asachi\", Iasi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009246558"],"corresponding_institution_ids":["https://openalex.org/I4210108695"],"apc_list":null,"apc_paid":null,"fwci":0.4546,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60552995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"43","issue":null,"first_page":"69","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.9846000075340271,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.9198645949363708},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.6427193880081177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.640453577041626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.575469434261322},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5319526195526123},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.5078352093696594},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4784700572490692},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.457006573677063},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.44906842708587646},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.42777976393699646},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4177928566932678},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14745458960533142},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07480919361114502},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07434067130088806}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.9198645949363708},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.6427193880081177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.640453577041626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.575469434261322},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5319526195526123},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.5078352093696594},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4784700572490692},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.457006573677063},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.44906842708587646},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.42777976393699646},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4177928566932678},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14745458960533142},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07480919361114502},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07434067130088806},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/comm48946.2020.9141980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/comm48946.2020.9141980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 13th International Conference on Communications (COMM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1536599844","https://openalex.org/W1604949508","https://openalex.org/W1914525569","https://openalex.org/W2027735369","https://openalex.org/W2093708924","https://openalex.org/W2107632140","https://openalex.org/W2123601828","https://openalex.org/W2142131433","https://openalex.org/W2144640755","https://openalex.org/W2477582050"],"related_works":["https://openalex.org/W4230687177","https://openalex.org/W1968829728","https://openalex.org/W2349859869","https://openalex.org/W3120118008","https://openalex.org/W4316651471","https://openalex.org/W2051365847","https://openalex.org/W4236317272","https://openalex.org/W2121535159","https://openalex.org/W4252515496","https://openalex.org/W2101467546"],"abstract_inverted_index":{"A":[0],"new":[1],"VLSI":[2,33,94,101],"algorithm":[3,26,62],"for":[4,30],"a":[5,36,49,56,100],"prime":[6],"length":[7],"DST":[8],"IV":[9],"transform":[10],"that":[11,130],"can":[12,40,73,113],"be":[13,41,74],"efficiently":[14,42],"implemented":[15,75],"in":[16],"parallel":[17],"using":[18,132],"linear":[19,45],"systolic":[20,46],"arrays":[21,47],"is":[22],"presented.":[23],"The":[24,60],"proposed":[25,61],"represent":[27],"the":[28],"key":[29],"an":[31,64,92],"efficient":[32,65,77,93],"implementation":[34,102],"with":[35,48,96,129],"high":[37,118],"throughput":[38],"and":[39,55,86,109,124,135],"mapped":[43],"on":[44],"small":[50],"number":[51],"of":[52,104],"I/O":[53,58,126],"channels":[54],"low":[57,121,125],"bandwidth.":[59],"uses":[63],"computational":[66],"structure":[67],"called":[68],"pseudo-band":[69],"correlation":[70],"structure.":[71],"It":[72],"as":[76,78,83,106,117],"other":[79],"similar":[80,115,128],"computation":[81],"structures":[82],"cycle":[84,133],"convolution":[85,134],"circular":[87,136],"correlation.":[88,137],"This":[89],"leads":[90],"to":[91],"chip":[95],"appealing":[97],"features":[98],"from":[99],"point":[103],"view":[105],"regularity,":[107],"modularity":[108],"short":[110],"interconnections.":[111],"We":[112],"obtain":[114],"performances":[116],"processing":[119],"speed,":[120],"hardware":[122],"cost":[123],"costs":[127],"obtained":[131]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}