{"id":"https://openalex.org/W4401597654","doi":"https://doi.org/10.1109/coins61597.2024.10622147","title":"A User-Friendly Ecosystem for AI FPGA-Based Accelerators","display_name":"A User-Friendly Ecosystem for AI FPGA-Based Accelerators","publication_year":2024,"publication_date":"2024-07-29","ids":{"openalex":"https://openalex.org/W4401597654","doi":"https://doi.org/10.1109/coins61597.2024.10622147"},"language":"en","primary_location":{"id":"doi:10.1109/coins61597.2024.10622147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coins61597.2024.10622147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Omni-layer Intelligent Systems (COINS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034990601","display_name":"Luis G. Le\u00f3n-Vega","orcid":"https://orcid.org/0000-0002-3263-7853"},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luis G. Leon-Vega","raw_affiliation_strings":["University of Trieste,MIGe Department,Trieste,Italy"],"raw_orcid":"https://orcid.org/0000-0002-3263-7853","affiliations":[{"raw_affiliation_string":"University of Trieste,MIGe Department,Trieste,Italy","institution_ids":["https://openalex.org/I142444530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109764252","display_name":"Erick Obregon-Fonseca","orcid":null},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Erick Obregon-Fonseca","raw_affiliation_strings":["Electronics Engineering School, Costa Rica Institute of Technology,Cartago,Costa Rica"],"raw_orcid":"https://orcid.org/0009-0007-1046-0894","affiliations":[{"raw_affiliation_string":"Electronics Engineering School, Costa Rica Institute of Technology,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051404579","display_name":"J. Castro Godinez","orcid":"https://orcid.org/0000-0003-4808-4904"},"institutions":[{"id":"https://openalex.org/I145372079","display_name":"Instituto Tecnol\u00f3gico de Costa Rica","ror":"https://ror.org/04zhrfn38","country_code":"CR","type":"education","lineage":["https://openalex.org/I145372079"]}],"countries":["CR"],"is_corresponding":false,"raw_author_name":"Jorge Castro-Godinez","raw_affiliation_strings":["Electronics Engineering School, Costa Rica Institute of Technology,Cartago,Costa Rica"],"raw_orcid":"https://orcid.org/0000-0003-4808-4904","affiliations":[{"raw_affiliation_string":"Electronics Engineering School, Costa Rica Institute of Technology,Cartago,Costa Rica","institution_ids":["https://openalex.org/I145372079"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9028,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69157797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9253000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7648230195045471},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6775919198989868},{"id":"https://openalex.org/keywords/ecosystem","display_name":"Ecosystem","score":0.6404874324798584},{"id":"https://openalex.org/keywords/user-friendly","display_name":"User Friendly","score":0.5682702660560608},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38141733407974243},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3633723855018616},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29546472430229187},{"id":"https://openalex.org/keywords/ecology","display_name":"Ecology","score":0.11935871839523315}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7648230195045471},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6775919198989868},{"id":"https://openalex.org/C110872660","wikidata":"https://www.wikidata.org/wiki/Q37813","display_name":"Ecosystem","level":2,"score":0.6404874324798584},{"id":"https://openalex.org/C61437842","wikidata":"https://www.wikidata.org/wiki/Q281291","display_name":"User Friendly","level":2,"score":0.5682702660560608},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38141733407974243},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3633723855018616},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29546472430229187},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.11935871839523315},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coins61597.2024.10622147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coins61597.2024.10622147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Omni-layer Intelligent Systems (COINS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W180700076","https://openalex.org/W2016939324","https://openalex.org/W2149381887","https://openalex.org/W2164197394","https://openalex.org/W2261808795","https://openalex.org/W2764101646","https://openalex.org/W2798084934","https://openalex.org/W2891946740","https://openalex.org/W3085331912","https://openalex.org/W3101493857","https://openalex.org/W4206688953","https://openalex.org/W4229666556","https://openalex.org/W4252211612","https://openalex.org/W4283445976","https://openalex.org/W4293053817","https://openalex.org/W4366985336","https://openalex.org/W4385730844","https://openalex.org/W4390606432","https://openalex.org/W4393405311","https://openalex.org/W6607252725","https://openalex.org/W6753449184"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"The":[0],"introduction":[1],"of":[2,17,39,53,78,103,106],"FPGAs":[3,112],"in":[4],"High-Performance":[5],"Embedded":[6],"Computing":[7],"and":[8,29,31,61,71,90,119,152],"Artificial":[9,62],"Intelligence":[10,63],"still":[11],"faces":[12],"chal-enges":[13],"regarding":[14],"the":[15,37,76,84,87,150,155,160],"difficulty":[16],"getting":[18],"started.":[19],"It":[20],"requires":[21],"hardware":[22,97,117],"knowledge,":[23],"familiarity":[24],"with":[25,50,134],"multiple":[26,120],"tooling,":[27],"libraries":[28],"frameworks":[30],"long":[32],"synthesis":[33],"times.":[34,163],"To":[35],"encourage":[36],"usage":[38],"FPGAs,":[40],"this":[41],"work":[42,126],"proposes":[43],"an":[44,65,72],"ecosystem":[45],"that":[46],"includes":[47],"a":[48,51,104],"library":[49],"set":[52],"pre-built":[54,107],"accelerators":[55,118],"for":[56,67],"common":[57],"Digital":[58],"Signal":[59],"Processing":[60],"workloads,":[64],"engine":[66],"runtime":[68],"arbitrary-precision":[69],"quantisation":[70,144,151],"agnostic":[73],"API,":[74],"allowing":[75,110],"development":[77],"FPGA-accelerated":[79],"user":[80],"applications":[81,121,133],"while":[82,157],"abstracting":[83],"details":[85],"about":[86],"FPGA":[88,131],"design":[89],"implementation.":[91],"Our":[92,125],"approach":[93],"is":[94,127],"based":[95],"on":[96],"reuse,":[98],"introducing":[99],"software":[100],"resource":[101],"management":[102],"series":[105],"IP":[108],"cores,":[109],"low-end":[111],"to":[113,122,142],"be":[114],"used":[115],"as":[116],"share":[123],"resources.":[124],"better":[128],"than":[129],"managed":[130],"standalone":[132],"Vitis":[135],"HLS-based":[136],"quantisation,":[137],"accelerating":[138],"1.22":[139],"x,":[140],"thanks":[141],"our":[143],"engine,":[145],"which":[146],"accelerates":[147],"5.12":[148],"x":[149,154],"13.30":[153],"de-quantisation,":[156],"keeping":[158],"close":[159],"accelerator":[161],"execution":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}