{"id":"https://openalex.org/W3127424512","doi":"https://doi.org/10.1109/codit58514.2023.10284457","title":"Implementation of a Sudoku Puzzle Solver on a FPGA","display_name":"Implementation of a Sudoku Puzzle Solver on a FPGA","publication_year":2023,"publication_date":"2023-07-03","ids":{"openalex":"https://openalex.org/W3127424512","doi":"https://doi.org/10.1109/codit58514.2023.10284457","mag":"3127424512"},"language":"en","primary_location":{"id":"doi:10.1109/codit58514.2023.10284457","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codit58514.2023.10284457","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 9th International Conference on Control, Decision and Information Technologies (CoDIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008449368","display_name":"Keith George Ciantar","orcid":"https://orcid.org/0000-0002-6467-726X"},"institutions":[{"id":"https://openalex.org/I197854408","display_name":"University of Malta","ror":"https://ror.org/03a62bv60","country_code":"MT","type":"education","lineage":["https://openalex.org/I197854408"]}],"countries":["MT"],"is_corresponding":true,"raw_author_name":"Keith George Ciantar","raw_affiliation_strings":["University of Malta,Department of Microelectronics and Nanoelectronics,Msida, MSD,Malta,2080"],"affiliations":[{"raw_affiliation_string":"University of Malta,Department of Microelectronics and Nanoelectronics,Msida, MSD,Malta,2080","institution_ids":["https://openalex.org/I197854408"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044810941","display_name":"Owen Casha","orcid":"https://orcid.org/0000-0002-4337-5609"},"institutions":[{"id":"https://openalex.org/I197854408","display_name":"University of Malta","ror":"https://ror.org/03a62bv60","country_code":"MT","type":"education","lineage":["https://openalex.org/I197854408"]}],"countries":["MT"],"is_corresponding":false,"raw_author_name":"Owen Casha","raw_affiliation_strings":["University of Malta,Department of Microelectronics and Nanoelectronics,Msida, MSD,Malta,2080"],"affiliations":[{"raw_affiliation_string":"University of Malta,Department of Microelectronics and Nanoelectronics,Msida, MSD,Malta,2080","institution_ids":["https://openalex.org/I197854408"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008449368"],"corresponding_institution_ids":["https://openalex.org/I197854408"],"apc_list":null,"apc_paid":null,"fwci":0.8023,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70148616,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1803","last_page":"1808"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11797","display_name":"graph theory and CDMA systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11797","display_name":"graph theory and CDMA systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.9078853726387024},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8699989318847656},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7267082929611206},{"id":"https://openalex.org/keywords/spartan","display_name":"Spartan","score":0.6214895248413086},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4925321042537689},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.4919542968273163},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45785295963287354},{"id":"https://openalex.org/keywords/problem-solver","display_name":"Problem solver","score":0.42711737751960754},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30519357323646545},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.2855534553527832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25810298323631287},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0975867509841919}],"concepts":[{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.9078853726387024},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8699989318847656},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7267082929611206},{"id":"https://openalex.org/C10689553","wikidata":"https://www.wikidata.org/wiki/Q405953","display_name":"Spartan","level":3,"score":0.6214895248413086},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4925321042537689},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.4919542968273163},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45785295963287354},{"id":"https://openalex.org/C3019612716","wikidata":"https://www.wikidata.org/wiki/Q730920","display_name":"Problem solver","level":2,"score":0.42711737751960754},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30519357323646545},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.2855534553527832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25810298323631287},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0975867509841919}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/codit58514.2023.10284457","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codit58514.2023.10284457","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 9th International Conference on Control, Decision and Information Technologies (CoDIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320329157","display_name":"Universit\u00e0 ta' Malta","ror":"https://ror.org/03a62bv60"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1947063854","https://openalex.org/W2031530206","https://openalex.org/W2099112283","https://openalex.org/W2107916292","https://openalex.org/W2118516266","https://openalex.org/W2153145505","https://openalex.org/W6634619382","https://openalex.org/W6640638419"],"related_works":["https://openalex.org/W1977065901","https://openalex.org/W2011621332","https://openalex.org/W2116898168","https://openalex.org/W1605093979","https://openalex.org/W2152572054","https://openalex.org/W2920969592","https://openalex.org/W2074269745","https://openalex.org/W2115480761","https://openalex.org/W2568362682","https://openalex.org/W1836984851"],"abstract_inverted_index":{"In":[0],"this":[1,45],"paper,":[2],"the":[3,33,40,49,63,92,95],"design,":[4],"implementation":[5,90],"and":[6,38,60,84,91],"evaluation":[7],"of":[8,27,35,94],"a":[9,15,53,66,75,103],"hybrid":[10],"Sudoku":[11,96],"puzzle":[12,97],"solver":[13,23,50,76,98],"on":[14,102],"Field-Programmable":[16],"Gate":[17],"Array":[18],"(FPGA)":[19],"is":[20,47,68],"presented.":[21],"The":[22,89],"initially":[24],"makes":[25],"use":[26],"pen-and-paper":[28],"solving":[29],"techniques":[30],"to":[31,57,73],"reduce":[32],"number":[34],"possible":[36],"values":[37],"prune":[39],"overall":[41],"search":[42,55],"space.":[43],"Once":[44],"process":[46],"complete,":[48],"then":[51],"utilizes":[52],"depth-first":[54],"algorithm":[56],"systematically":[58],"guess":[59],"backtrack":[61],"through":[62],"puzzle,":[64],"until":[65],"solution":[67],"reached.":[69],"This":[70],"work":[71],"strived":[72],"implement":[74],"with":[77],"minimal":[78],"area":[79],"utilization":[80],"while":[81],"maintaining":[82],"simplicity":[83],"still":[85],"achieving":[86],"adequate":[87],"performance.":[88],"testing":[93],"were":[99],"carried":[100],"out":[101],"Xilinx":[104],"Spartan-6":[105],"XC6SLX45":[106],"FPGA.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":6}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}