{"id":"https://openalex.org/W3102519707","doi":"https://doi.org/10.1109/codesisss51650.2020.9244025","title":"An ESL Methodology for HW/SW Co-Design of Monitorable Embedded Systems: the \u201cDesign for Monitorability\u201d Project - Work-in-Progress","display_name":"An ESL Methodology for HW/SW Co-Design of Monitorable Embedded Systems: the \u201cDesign for Monitorability\u201d Project - Work-in-Progress","publication_year":2020,"publication_date":"2020-09-20","ids":{"openalex":"https://openalex.org/W3102519707","doi":"https://doi.org/10.1109/codesisss51650.2020.9244025","mag":"3102519707"},"language":"en","primary_location":{"id":"doi:10.1109/codesisss51650.2020.9244025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codesisss51650.2020.9244025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061357672","display_name":"Giacomo Valente","orcid":"https://orcid.org/0000-0002-0155-3788"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giacomo Valente","raw_affiliation_strings":["DISIM/DEWS, Università degli Studi,dell'Aquila,ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DISIM/DEWS, Università degli Studi,dell'Aquila,ITALY","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042545537","display_name":"Tania Di Mascio","orcid":"https://orcid.org/0000-0002-8069-1168"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Tania Di Mascio","raw_affiliation_strings":["DISIM/DEWS, Università degli Studi,dell'Aquila,ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DISIM/DEWS, Università degli Studi,dell'Aquila,ITALY","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046370972","display_name":"Luigi Pomante","orcid":"https://orcid.org/0000-0002-4137-3634"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luigi Pomante","raw_affiliation_strings":["DISIM/DEWS, Università degli Studi,dell'Aquila,ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DISIM/DEWS, Università degli Studi,dell'Aquila,ITALY","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075101570","display_name":"Vincenzo Stoico","orcid":"https://orcid.org/0000-0002-3681-372X"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Stoico","raw_affiliation_strings":["DISIM/DEWS, Università degli Studi,dell'Aquila,ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DISIM/DEWS, Università degli Studi,dell'Aquila,ITALY","institution_ids":["https://openalex.org/I26415053"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I26415053"],"apc_list":null,"apc_paid":null,"fwci":0.2254,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.39320822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"40","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9016927480697632},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7334471940994263},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6385066509246826},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5922247171401978},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4962161183357239},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4586946368217468},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.45581263303756714},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4555254876613617},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.45353177189826965},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.43822869658470154},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.4291674494743347},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4279697835445404},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4214692711830139},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.2442064881324768},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22069817781448364}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9016927480697632},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7334471940994263},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6385066509246826},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5922247171401978},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4962161183357239},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4586946368217468},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.45581263303756714},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4555254876613617},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.45353177189826965},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.43822869658470154},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4291674494743347},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4279697835445404},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4214692711830139},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2442064881324768},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22069817781448364},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/codesisss51650.2020.9244025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codesisss51650.2020.9244025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W175278625","https://openalex.org/W561223361","https://openalex.org/W1554562796","https://openalex.org/W1591943298","https://openalex.org/W2044321560","https://openalex.org/W2075413878","https://openalex.org/W2126815574","https://openalex.org/W2219492339","https://openalex.org/W2306196277","https://openalex.org/W2606057976","https://openalex.org/W2746018566","https://openalex.org/W2900091135","https://openalex.org/W2959310893","https://openalex.org/W3038050102","https://openalex.org/W6688598517"],"related_works":["https://openalex.org/W4246351405","https://openalex.org/W1970762549","https://openalex.org/W4240280328","https://openalex.org/W2166219277","https://openalex.org/W1567432572","https://openalex.org/W2151657833","https://openalex.org/W2117995643","https://openalex.org/W2121364018","https://openalex.org/W4235353373","https://openalex.org/W2000449247"],"abstract_inverted_index":{"This":[0],"paper":[1,18],"proposes":[2],"an":[3,22,66],"Electronic":[4],"System-Level":[5],"(ESL)":[6],"Methodology":[7],"for":[8,27],"HW/SW":[9,33,50],"Co-Design":[10],"of":[11,48,61,113,127],"Monitorable":[12],"Embedded":[13],"Systems.":[14],"In":[15],"particular,":[16],"this":[17],"aims":[19],"to":[20,36,63,72,77,99],"define":[21],"innovative":[23],"topic":[24],"called":[25],"Design":[26],"Monitorability":[28,38],"(DfM).":[29],"DfM":[30,56],"exploits":[31],"ESL":[32],"co-design":[34,51],"techniques":[35],"satisfy":[37,73],"Requirements":[39],"(M_REQs)":[40],"by":[41],"considering":[42],"them":[43],"since":[44],"the":[45,49,58,64,81,93,100,114,117,121,125,128],"initial":[46],"steps":[47],"flow":[52],"as":[53],"additional":[54],"ones.":[55],"has":[57],"final":[59,82],"goal":[60],"suggesting":[62],"designer":[65],"On-Chip":[67],"Monitoring":[68],"System":[69],"(OCMS)":[70],"able":[71],"M":[74],"_":[75],"REQs.,":[76],"be":[78],"integrated":[79],"in":[80],"system":[83,101],"(i.e.,":[84],"possibly":[85],"heterogeneous":[86],"and/or":[87],"parallel":[88],"SoCs)":[89],"while":[90],"still":[91],"respecting":[92],"other":[94],"possible":[95],"nonfunctional":[96],"requirements":[97],"imposed":[98],"implementation":[102],"(e.g.,":[103],"execution":[104],"time,":[105],"area/resource":[106],"utilization,":[107],"energy":[108],"consumption,":[109],"etc.).":[110],"The":[111],"description":[112],"motivations":[115],"and":[116],"main":[118],"concepts":[119],"behind":[120],"proposed":[122],"methodology":[123],"represent":[124],"core":[126],"paper.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}