{"id":"https://openalex.org/W2130310009","doi":"https://doi.org/10.1109/codesisss.2015.7331379","title":"Fast parallel application and multiprocessor design space exploration from sequential code","display_name":"Fast parallel application and multiprocessor design space exploration from sequential code","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2130310009","doi":"https://doi.org/10.1109/codesisss.2015.7331379","mag":"2130310009"},"language":"en","primary_location":{"id":"doi:10.1109/codesisss.2015.7331379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codesisss.2015.7331379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059379617","display_name":"V. Schwambach","orcid":null},"institutions":[{"id":"https://openalex.org/I4210144791","display_name":"Institut N\u00e9el","ror":"https://ror.org/04dbzz632","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210098836","https://openalex.org/I4210144791","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Vitor Schwambach","raw_affiliation_strings":["Institut NEEL, Grenoble, Rh\u00c3\u00b4ne-Alpes, FR","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"Institut NEEL, Grenoble, Rh\u00c3\u00b4ne-Alpes, FR","institution_ids":["https://openalex.org/I4210144791"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047587812","display_name":"S. Cleyet-Merle","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sebastien Cleyet-Merle","raw_affiliation_strings":["STMicroelectronics, Grenoble, France","ST-CROLLES - STMicroelectronics [Crolles] (850 rue Jean Monnet BP 16 38926 Crolles - France)"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"ST-CROLLES - STMicroelectronics [Crolles] (850 rue Jean Monnet BP 16 38926 Crolles - France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056944176","display_name":"Alain Issard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alain Issard","raw_affiliation_strings":["STMicroelectronics, Grenoble, France","ST-CROLLES - STMicroelectronics [Crolles] (850 rue Jean Monnet BP 16 38926 Crolles - France)"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"ST-CROLLES - STMicroelectronics [Crolles] (850 rue Jean Monnet BP 16 38926 Crolles - France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113600969","display_name":"St\u00e9phane Mancini","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Stephane Mancini","raw_affiliation_strings":["CNRS, TIMA, Grenoble, France","Univ, Grenoble Alpes, TIMA, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"CNRS, TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Univ, Grenoble Alpes, TIMA, Grenoble, France","institution_ids":["https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059379617"],"corresponding_institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I4210144791"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08805801,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8190145492553711},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7169725894927979},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7109249234199524},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5803406238555908},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.48466259241104126},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.42547351121902466},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3938136398792267},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25804072618484497}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8190145492553711},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7169725894927979},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7109249234199524},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5803406238555908},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.48466259241104126},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.42547351121902466},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3938136398792267},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25804072618484497},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/codesisss.2015.7331379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codesisss.2015.7331379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01393440v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01393440","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), Oct 2015, Amsterdam, Netherlands","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W199694635","https://openalex.org/W1510263988","https://openalex.org/W1999752372","https://openalex.org/W2017785526","https://openalex.org/W2039417226","https://openalex.org/W2042538104","https://openalex.org/W2079942837","https://openalex.org/W2124333827","https://openalex.org/W2125416724","https://openalex.org/W2131394601","https://openalex.org/W2150871235","https://openalex.org/W2154713585","https://openalex.org/W2162082016","https://openalex.org/W3210232381","https://openalex.org/W6630776666","https://openalex.org/W6803376173"],"related_works":["https://openalex.org/W1980880150","https://openalex.org/W325986762","https://openalex.org/W2092845486","https://openalex.org/W2123607806","https://openalex.org/W2159088946","https://openalex.org/W2509294597","https://openalex.org/W4237297230","https://openalex.org/W1487480684","https://openalex.org/W917082514","https://openalex.org/W2145092870"],"abstract_inverted_index":{"When":[0],"designing":[1],"an":[2,97],"application-specific":[3],"multiprocessor,":[4],"two":[5,92],"key":[6],"questions":[7],"arise:":[8],"(i)":[9],"how":[10,28],"to":[11,16,29,105],"size":[12],"the":[13,31,37,40,80,106],"multiprocessor":[14,55],"platform":[15],"meet":[17],"application":[18,33,53,61],"requirements":[19],"with":[20,110],"lowest":[21],"area":[22],"and":[23,26,54,63,91,114],"power":[24],"consumption;":[25],"(ii)":[27],"parallelize":[30],"target":[32],"in":[34,70],"order":[35,116],"maximize":[36],"utilization":[38],"of":[39,100,117],"platform.":[41],"In":[42],"this":[43],"paper,":[44],"we":[45],"present":[46],"a":[47,72,87],"methodology":[48],"for":[49,86],"early":[50],"joint":[51],"parallel":[52],"design":[56],"space":[57],"exploration":[58],"from":[59],"sequential":[60],"traces":[62],"parallelization":[64],"scenarios.":[65],"We":[66],"describe":[67],"its":[68],"implementation":[69],"Parana,":[71],"fast":[73],"trace-driven":[74],"simulator,":[75,109],"targeting":[76],"OpenMP":[77],"applications":[78,95],"on":[79],"STMicroelectronics'":[81],"STxP70":[82],"Application-Specific":[83],"Multiprocessor.":[84],"Results":[85],"NAS":[88],"Parallel":[89],"Benchmark":[90],"computer":[93],"vision":[94],"show":[96],"error":[98],"margin":[99],"less":[101],"than":[102],"10%":[103],"compared":[104],"reference":[107],"cycle-approximate":[108],"lower":[111],"modeling":[112],"effort":[113],"one":[115],"magnitude":[118],"faster":[119],"execution":[120],"time.":[121]},"counts_by_year":[],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}