{"id":"https://openalex.org/W4244002525","doi":"https://doi.org/10.1109/codesisss.2015.7331367","title":"Lightweight virtual memory support for many-core accelerators in heterogeneous embedded SoCs","display_name":"Lightweight virtual memory support for many-core accelerators in heterogeneous embedded SoCs","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W4244002525","doi":"https://doi.org/10.1109/codesisss.2015.7331367"},"language":"en","primary_location":{"id":"doi:10.1109/codesisss.2015.7331367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codesisss.2015.7331367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1171865","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086250379","display_name":"Pirmin Vogel","orcid":"https://orcid.org/0000-0002-9657-736X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Pirmin Vogel","raw_affiliation_strings":["Integrated Systems Laboratory ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["Electrical, Electronic, and Information Engineering, University of Bologna, Italy","Integrated Systems Laboratory ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Electrical, Electronic, and Information Engineering, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Integrated Systems Laboratory ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Electrical, Electronic, and Information Engineering, University of Bologna, Italy","Integrated Systems Laboratory ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Electrical, Electronic, and Information Engineering, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Integrated Systems Laboratory ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086250379"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78408579,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7842991948127747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7059481739997864},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5941888689994812},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.5850207805633545},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.5836692452430725},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48568686842918396},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4528934359550476},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.4504460096359253},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.44386523962020874},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4421462416648865},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44172945618629456},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4349871873855591},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.4297778010368347},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12943604588508606}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7842991948127747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7059481739997864},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5941888689994812},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.5850207805633545},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.5836692452430725},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48568686842918396},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4528934359550476},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.4504460096359253},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.44386523962020874},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4421462416648865},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44172945618629456},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4349871873855591},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.4297778010368347},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12943604588508606},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/codesisss.2015.7331367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codesisss.2015.7331367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/545771","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/545771","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1171865","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171865","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1171865","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171865","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320333065","display_name":"Seventh Framework Programme","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1521573660","https://openalex.org/W1686420892","https://openalex.org/W1969392714","https://openalex.org/W1970825693","https://openalex.org/W1974927420","https://openalex.org/W1990852260","https://openalex.org/W2020733012","https://openalex.org/W2028192447","https://openalex.org/W2062430565","https://openalex.org/W2100926301","https://openalex.org/W2137742016","https://openalex.org/W2153806645","https://openalex.org/W2156620659","https://openalex.org/W2161969291","https://openalex.org/W2312591780","https://openalex.org/W4232854706","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W2381395788","https://openalex.org/W2138847","https://openalex.org/W3196094483","https://openalex.org/W2355566153","https://openalex.org/W1520879682","https://openalex.org/W261562921","https://openalex.org/W2238595726","https://openalex.org/W4394898273","https://openalex.org/W2501039532","https://openalex.org/W2116578804"],"abstract_inverted_index":{"While":[0],"high-end":[1],"heterogeneous":[2,7,85,158],"systems":[3],"are":[4],"increasingly":[5],"supporting":[6],"uniform":[8],"memory":[9,34,79,120,154],"access":[10],"(hUMA)":[11],"as":[12],"envisioned":[13],"by":[14,99],"the":[15,25,106,129,139,144,150],"Heterogeneous":[16],"System":[17],"Architecture":[18],"(HSA)":[19],"foundation,":[20],"their":[21],"low-power":[22],"counterparts":[23],"targeting":[24],"embedded":[26,86,157],"domain":[27],"still":[28],"lack":[29],"basic":[30],"features":[31,110],"like":[32],"virtual":[33,43,78,153],"support":[35,80,155],"for":[36,81,156],"accelerators.":[37],"As":[38],"opposed":[39],"to":[40,53,75,117],"simply":[41],"passing":[42],"address":[44],"pointers,":[45],"explicit":[46],"data":[47,55],"management":[48,121],"involving":[49],"copies":[50],"is":[51],"needed":[52],"share":[54],"between":[56],"host":[57],"processor":[58],"and":[59,64,149],"accelerators":[60,83],"which":[61],"hampers":[62],"programmability":[63],"performance.":[65],"In":[66],"this":[67],"work,":[68],"we":[69,142],"present":[70],"a":[71,100,111,134],"mixed":[72],"hardware/software":[73],"solution":[74,109,148],"enable":[76],"lightweight":[77],"many-core":[82,135],"in":[84,138],"systems-on-chip":[87],"(SoCs).":[88],"Based":[89],"on":[90,105,128],"an":[91],"input/output":[92,119],"translation":[93],"lookaside":[94],"buffer":[95],"(IOTLB),":[96],"efficiently":[97],"managed":[98],"kernel-level":[101],"driver":[102],"module":[103],"running":[104],"host,":[107],"our":[108,124,147],"considerably":[112],"lower":[113],"design":[114],"complexity":[115],"compared":[116],"conventional":[118],"units.":[122],"Using":[123],"evaluation":[125],"platform":[126],"based":[127],"Xilinx":[130],"Zynq-7000":[131],"SoC":[132],"with":[133],"accelerator":[136],"implemented":[137],"programmable":[140],"logic,":[141],"demonstrate":[143],"effectiveness":[145],"of":[146,152],"benefits":[151],"SoCs.":[159]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-05-12T00:00:00"}