{"id":"https://openalex.org/W2159645698","doi":"https://doi.org/10.1109/codes-isss.2013.6659016","title":"Automatic refinement of requirements for verification throughout the SoC design flow","display_name":"Automatic refinement of requirements for verification throughout the SoC design flow","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2159645698","doi":"https://doi.org/10.1109/codes-isss.2013.6659016","mag":"2159645698"},"language":"en","primary_location":{"id":"doi:10.1109/codes-isss.2013.6659016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6659016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005395622","display_name":"Laurence Pierre","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Laurence Pierre","raw_affiliation_strings":["TIMA Laboratory (CNRS-INPG-UJF), Grenoble cedex, France","TIMA Laboratory, CNRS-INPG-UJF, Grenoble cedex - France#TAB#"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS-INPG-UJF), Grenoble cedex, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA Laboratory, CNRS-INPG-UJF, Grenoble cedex - France#TAB#","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048680904","display_name":"Zeineb Bel Hadj Amor","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Zeineb Bel Hadj Amor","raw_affiliation_strings":["TIMA Laboratory (CNRS-INPG-UJF), Grenoble cedex, France","TIMA Laboratory, CNRS-INPG-UJF, Grenoble cedex - France#TAB#"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS-INPG-UJF), Grenoble cedex, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA Laboratory, CNRS-INPG-UJF, Grenoble cedex - France#TAB#","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005395622"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I177483745","https://openalex.org/I4210087012","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.3235,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64299391,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7045108079910278},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.5849971771240234},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5314387679100037},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5180463790893555},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4869197607040405},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.437486469745636},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4230997562408447},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3628104627132416},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34373340010643005},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.33111023902893066},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2657161355018616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15291890501976013},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.08322635293006897}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7045108079910278},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.5849971771240234},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5314387679100037},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5180463790893555},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4869197607040405},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.437486469745636},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4230997562408447},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3628104627132416},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34373340010643005},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.33111023902893066},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2657161355018616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15291890501976013},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.08322635293006897},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/codes-isss.2013.6659016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6659016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00919887v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00919887","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'13), Embedded Syst Week), Sep 2013, Montreal, Canada","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W176994763","https://openalex.org/W1743358049","https://openalex.org/W1797377815","https://openalex.org/W1975058884","https://openalex.org/W1984272421","https://openalex.org/W1999410758","https://openalex.org/W2011710471","https://openalex.org/W2014290146","https://openalex.org/W2061351207","https://openalex.org/W2122101191","https://openalex.org/W2123610036","https://openalex.org/W2148740615","https://openalex.org/W2156739347","https://openalex.org/W2163509540","https://openalex.org/W2165371142","https://openalex.org/W2168938812","https://openalex.org/W2181495116","https://openalex.org/W2399260475","https://openalex.org/W2406546354","https://openalex.org/W4234335589","https://openalex.org/W4297970678","https://openalex.org/W6637859734","https://openalex.org/W6712628534"],"related_works":["https://openalex.org/W3120172095","https://openalex.org/W2325633191","https://openalex.org/W2153955347","https://openalex.org/W2105593427","https://openalex.org/W3023586562","https://openalex.org/W2108860137","https://openalex.org/W2535719568","https://openalex.org/W2118572231","https://openalex.org/W2106507440","https://openalex.org/W2533078207"],"abstract_inverted_index":{"This":[0,113,127],"paper":[1,128],"focuses":[2],"on":[3,11],"the":[4,15,19,25,42,46,115,124,141,148,152],"verification":[5,100],"of":[6,22,41,117,137,144,156],"requirements":[7,89,103],"for":[8,69,74,95,140],"hardware/software":[9],"systems":[10],"chip":[12],"(SoC's)":[13],"along":[14],"design":[16],"flow.":[17],"In":[18,45],"early":[20],"stages":[21],"this":[23,130],"flow,":[24,101],"Electronic":[26],"System":[27],"Level":[28],"(ESL)":[29],"description":[30],"style,":[31],"and":[32,73,98,108,132],"languages":[33],"such":[34],"as":[35,91,163],"SystemC":[36,70],"TLM,":[37],"enable":[38],"high-level":[39],"debugging":[40],"SoC":[43],"functionality.":[44],"last":[47],"stages,":[48],"hardware":[49,111],"blocks":[50],"become":[51],"RTL":[52],"or":[53,57],"gate":[54],"level":[55,150],"(VHDL":[56],"Verilog)":[58],"descriptions.":[59],"We":[60],"have":[61],"developed":[62],"two":[63],"autonomous":[64],"Assertion-Based":[65],"Verification":[66],"(ABV)":[67],"solutions,":[68],"TLM":[71],"platforms":[72],"VHDL/Verilog":[75],"IP":[76],"blocks:":[77],"designs":[78],"are":[79,161],"automatically":[80],"instrumented":[81],"with":[82],"ad":[83],"hoc":[84],"property":[85],"checkers":[86],"produced":[87],"from":[88,147],"formalized":[90],"PSL":[92,145],"assertions.":[93],"Furthermore,":[94],"a":[96,134],"comprehensive":[97],"seamless":[99],"analogous":[102],"should":[104],"be":[105],"verifiable":[106],"before":[107],"after":[109],"ESL-to-RTL":[110],"refinement.":[112],"requires":[114],"transformation":[116,138],"ESL":[118],"assertions":[119,146],"into":[120],"their":[121],"counterparts":[122],"at":[123],"RT":[125],"level.":[126,154],"discusses":[129],"issue":[131],"proposes":[133],"first":[135],"set":[136],"rules":[139],"automatic":[142],"refinement":[143],"system":[149],"to":[151],"signal":[153],"Properties":[155],"an":[157],"industrial":[158],"case":[159],"study":[160],"used":[162],"illustrative":[164],"examples.":[165]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}