{"id":"https://openalex.org/W4247461773","doi":"https://doi.org/10.1109/codes-isss.2013.6659003","title":"System level synthesis of hardware for DSP applications using pre-characterized function implementations","display_name":"System level synthesis of hardware for DSP applications using pre-characterized function implementations","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4247461773","doi":"https://doi.org/10.1109/codes-isss.2013.6659003"},"language":"en","primary_location":{"id":"doi:10.1109/codes-isss.2013.6659003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6659003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100386630","display_name":"Shuo Li","orcid":"https://orcid.org/0000-0002-5184-3230"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Shuo Li","raw_affiliation_strings":["Royal Institute of Technology (KTH), Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology (KTH), Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081247884","display_name":"Nasim Farahini","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Nasim Farahini","raw_affiliation_strings":["Royal Institute of Technology (KTH), Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology (KTH), Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026355063","display_name":"Ahmed Hemani","orcid":"https://orcid.org/0000-0003-0565-9376"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ahmed Hemani","raw_affiliation_strings":["Royal Institute of Technology (KTH), Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology (KTH), Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061132729","display_name":"Kathrin Rosvall","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Kathrin Rosvall","raw_affiliation_strings":["Royal Institute of Technology (KTH), Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology (KTH), Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024461213","display_name":"Ingo Sander","orcid":"https://orcid.org/0000-0003-4859-3100"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ingo Sander","raw_affiliation_strings":["Royal Institute of Technology (KTH), Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology (KTH), Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100386630"],"corresponding_institution_ids":["https://openalex.org/I86987016"],"apc_list":null,"apc_paid":null,"fwci":2.8369,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.91268637,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7747008800506592},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7297041416168213},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7174476385116577},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6688362956047058},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6557556986808777},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6397349238395691},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.556848406791687},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5033635497093201},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.49598559737205505},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.48389753699302673},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4650111794471741},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46460455656051636},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4570678472518921},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4185448884963989},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3946344554424286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15012747049331665},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08370029926300049}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7747008800506592},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7297041416168213},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7174476385116577},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6688362956047058},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6557556986808777},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6397349238395691},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.556848406791687},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5033635497093201},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.49598559737205505},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.48389753699302673},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4650111794471741},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46460455656051636},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4570678472518921},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4185448884963989},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3946344554424286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15012747049331665},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08370029926300049},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/codes-isss.2013.6659003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6659003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1872025194","https://openalex.org/W1974386461","https://openalex.org/W1991573039","https://openalex.org/W2015332951","https://openalex.org/W2018055497","https://openalex.org/W2091158003","https://openalex.org/W2100336016","https://openalex.org/W2103792548","https://openalex.org/W2168321554","https://openalex.org/W2169180789","https://openalex.org/W3145402827","https://openalex.org/W3146054601","https://openalex.org/W4235344346","https://openalex.org/W6638998102","https://openalex.org/W6648096845","https://openalex.org/W6662051672","https://openalex.org/W6675019044"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2070693700","https://openalex.org/W2037960874","https://openalex.org/W1777852485","https://openalex.org/W1978911128","https://openalex.org/W2269990635","https://openalex.org/W4285464654","https://openalex.org/W3013057549","https://openalex.org/W2906427691","https://openalex.org/W2507786429"],"abstract_inverted_index":{"SYLVA":[0,24,85],"is":[1],"a":[2,82],"system":[3],"level":[4],"synthesis":[5],"framework":[6],"that":[7],"transforms":[8],"DSP":[9,95],"sub-systems":[10],"modeled":[11],"as":[12],"synchronous":[13],"data":[14],"flow":[15],"into":[16,81],"hardware":[17],"implementations":[18,31],"in":[19,26,38,105],"ASIC,":[20],"FPGAs":[21],"or":[22],"CGRAs.":[23],"synthesizes":[25],"terms":[27],"of":[28,42,45,62,70,116],"pre-characterized":[29,135],"function":[30],"(FTMPs).":[32],"It":[33],"explores":[34],"the":[35,51,78,122,129,138],"design":[36,101,117,130],"space":[37,102,118,131],"three":[39],"dimensions,":[40],"number":[41],"FTMPs,":[43],"type":[44],"FTMPs":[46,63,79],"and":[47,53,59,67,73,97,114,124,137],"pipeline":[48],"parallelism":[49],"between":[50],"producing":[52],"consuming":[54],"FTMPs.":[55],"We":[56],"introduce":[57],"timing":[58],"interface":[60],"model":[61],"to":[64,76,92,110],"enable":[65],"reuse":[66],"automatic":[68],"generation":[69],"Global":[71],"Interconnect":[72],"Control":[74],"(GLIC)":[75],"glue":[77],"together":[80],"working":[83],"system.":[84],"has":[86],"been":[87],"evaluated":[88],"by":[89,108,120],"applying":[90],"it":[91],"five":[93],"realistic":[94],"applications":[96],"results":[98],"analyzed":[99],"for":[100],"exploration,":[103],"efficacy":[104],"generating":[106],"GLIC":[107,113],"comparing":[109,121],"manually":[111],"generated":[112],"accuracy":[115],"exploration":[119,132],"area":[123],"energy":[125],"costs":[126],"considered":[127],"during":[128],"based":[133],"on":[134],"FIMPs":[136],"final":[139],"results.":[140]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}