{"id":"https://openalex.org/W4241765343","doi":"https://doi.org/10.1109/codes-isss.2013.6658993","title":"Embedded supercomputing in FPGAs with the VectorBlox MXP Matrix Processor","display_name":"Embedded supercomputing in FPGAs with the VectorBlox MXP Matrix Processor","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4241765343","doi":"https://doi.org/10.1109/codes-isss.2013.6658993"},"language":"en","primary_location":{"id":"doi:10.1109/codes-isss.2013.6658993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038077890","display_name":"Aaron Severance","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]},{"id":"https://openalex.org/I4210127509","display_name":"Vector Institute","ror":"https://ror.org/03kqdja62","country_code":"CA","type":"facility","lineage":["https://openalex.org/I4210127509"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Aaron Severance","raw_affiliation_strings":["VectorBlox Computing Inc., University of British Columbia"],"affiliations":[{"raw_affiliation_string":"VectorBlox Computing Inc., University of British Columbia","institution_ids":["https://openalex.org/I4210127509","https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071113717","display_name":"Guy Lemieux","orcid":"https://orcid.org/0000-0002-7924-8695"},"institutions":[{"id":"https://openalex.org/I4210127509","display_name":"Vector Institute","ror":"https://ror.org/03kqdja62","country_code":"CA","type":"facility","lineage":["https://openalex.org/I4210127509"]},{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guy G.F. Lemieux","raw_affiliation_strings":["VectorBlox Computing Inc., University of British Columbia"],"affiliations":[{"raw_affiliation_string":"VectorBlox Computing Inc., University of British Columbia","institution_ids":["https://openalex.org/I4210127509","https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5038077890"],"corresponding_institution_ids":["https://openalex.org/I141945490","https://openalex.org/I4210127509"],"apc_list":null,"apc_paid":null,"fwci":3.4673,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.92938131,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8533902168273926},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6944366097450256},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5072290897369385},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.4502623677253723},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4482665956020355},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4298378825187683},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42569756507873535},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33846330642700195}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8533902168273926},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6944366097450256},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5072290897369385},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.4502623677253723},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4482665956020355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4298378825187683},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42569756507873535},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33846330642700195}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/codes-isss.2013.6658993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2016889342","https://openalex.org/W2097959379","https://openalex.org/W2102325484","https://openalex.org/W2144481293","https://openalex.org/W2155729354","https://openalex.org/W2167897136","https://openalex.org/W4251809495"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W1761969858","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2391854357","https://openalex.org/W2381510423","https://openalex.org/W3114194214"],"abstract_inverted_index":{"Embedded":[0],"systems":[1],"frequently":[2],"use":[3],"FPGAs":[4],"to":[5,98,114],"perform":[6],"highly":[7,42],"parallel":[8,43,102],"data":[9,117],"processing":[10],"tasks.":[11],"However,":[12],"building":[13],"such":[14],"a":[15,72,110],"system":[16,153],"usually":[17],"requires":[18],"specialized":[19],"hardware":[20],"design":[21,85],"skills":[22],"with":[23,132],"VHDL":[24],"or":[25,68,100],"Verilog.":[26],"Instead,":[27],"this":[28],"paper":[29],"presents":[30],"the":[31,49,63,87,90,107,128,141],"VectorBlox":[32],"MXP":[33,50,64,108,142],"Matrix":[34],"Processor,":[35],"an":[36],"FPGA-based":[37],"soft":[38],"processor":[39,129],"capable":[40,52],"of":[41,53,92,106],"execution.":[44],"Programmed":[45],"entirely":[46],"in":[47],"C,":[48],"is":[51,130],"executing":[54],"data-parallel":[55],"software":[56],"algorithms":[57],"at":[58,66],"hardware-like":[59],"speeds.":[60],"For":[61],"example,":[62],"running":[65],"200MHz":[67],"higher":[69],"can":[70],"implement":[71],"multi-tap":[73],"FIR":[74],"filter":[75],"and":[76,118,121,136,148,155],"output":[77],"1":[78,97],"element":[79],"per":[80],"clock":[81],"cycle.":[82],"MXP's":[83],"parameterized":[84],"lets":[86],"user":[88],"specify":[89],"amount":[91],"parallelism":[93],"required,":[94],"ranging":[95],"from":[96],"128":[99],"more":[101],"ALUs.":[103],"Key":[104],"features":[105],"include":[109],"parallel-access":[111],"scratchpad":[112],"memory":[113],"hold":[115],"vector":[116,134],"high-throughput":[119],"DMA":[120,138],"scatter/gather":[122],"engines.":[123],"To":[124],"provide":[125],"extreme":[126],"performance,":[127],"expandable":[131],"custom":[133,137],"instructions":[135],"filters.":[139],"Finally,":[140],"seamlessly":[143],"ties":[144],"into":[145],"existing":[146],"Altera":[147],"Xilinx":[149],"development":[150],"flows,":[151],"simplifying":[152],"creation":[154],"deployment.":[156]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}