{"id":"https://openalex.org/W4233983581","doi":"https://doi.org/10.1109/codes-isss.2013.6658992","title":"Synthesis-friendly techniques for tightly-coupled integration of hardware accelerators into shared-memory multi-core clusters","display_name":"Synthesis-friendly techniques for tightly-coupled integration of hardware accelerators into shared-memory multi-core clusters","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4233983581","doi":"https://doi.org/10.1109/codes-isss.2013.6658992"},"language":"en","primary_location":{"id":"doi:10.1109/codes-isss.2013.6658992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1171935","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038717922","display_name":"Francesco Conti","orcid":"https://orcid.org/0000-0002-7924-933X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Conti","raw_affiliation_strings":["DEI - Universit\u00e0 di Bologna"],"affiliations":[{"raw_affiliation_string":"DEI - Universit\u00e0 di Bologna","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["DEI - Universit\u00e0 di Bologna"],"affiliations":[{"raw_affiliation_string":"DEI - Universit\u00e0 di Bologna","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEI - Universit\u00e0 di Bologna"],"affiliations":[{"raw_affiliation_string":"DEI - Universit\u00e0 di Bologna","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038717922"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":1.2608,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.82153379,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7865296602249146},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7241297960281372},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.627444863319397},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6118882894515991},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6098464131355286},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4980161190032959},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4862748384475708},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48565995693206787},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4481125771999359},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39725545048713684},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3762996792793274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3342239260673523},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1185179352760315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10463821887969971},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10011342167854309},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09110167622566223}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7865296602249146},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7241297960281372},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.627444863319397},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6118882894515991},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6098464131355286},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4980161190032959},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4862748384475708},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48565995693206787},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4481125771999359},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39725545048713684},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3762996792793274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3342239260673523},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1185179352760315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10463821887969971},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10011342167854309},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09110167622566223},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/codes-isss.2013.6658992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/307320","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/307320","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1171935","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171935","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:zenodo.org:3430434","is_oa":true,"landing_page_url":"https://zenodo.org/record/3430434","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1171935","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171935","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2003313945","https://openalex.org/W2024162789","https://openalex.org/W2028804200","https://openalex.org/W2079583809","https://openalex.org/W2089162427","https://openalex.org/W2098335003","https://openalex.org/W2121758805","https://openalex.org/W2127699991","https://openalex.org/W2128317332","https://openalex.org/W2132829148","https://openalex.org/W2141443249","https://openalex.org/W2147877714","https://openalex.org/W2151310824","https://openalex.org/W2161969291","https://openalex.org/W2164598857","https://openalex.org/W2187230075","https://openalex.org/W3144068561","https://openalex.org/W3145659410","https://openalex.org/W3149913012","https://openalex.org/W4236433846","https://openalex.org/W6651700774"],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2766970861","https://openalex.org/W3125341812","https://openalex.org/W1991674760","https://openalex.org/W1668171714","https://openalex.org/W2155297398","https://openalex.org/W4380607112","https://openalex.org/W2031026393","https://openalex.org/W2063611263"],"abstract_inverted_index":{"Several":[0],"many-core":[1],"designs":[2],"tackle":[3],"scalability":[4],"issues":[5],"by":[6,129],"leveraging":[7],"tightly-coupled":[8,75,89],"clusters":[9,37,57,76],"as":[10],"building":[11],"blocks,":[12],"where":[13],"low-latency,":[14],"high-bandwidth":[15],"interconnection":[16],"between":[17],"a":[18,39,52,67],"small/medium":[19],"number":[20],"of":[21,31,77,108,125],"cores":[22],"and":[23],"L1":[24],"memory":[25],"achieves":[26],"high":[27],"performance/watt.":[28],"Tight":[29],"coupling":[30],"hardware":[32],"accelerators":[33,47,72],"into":[34],"these":[35],"multicore":[36],"constitutes":[38],"promising":[40],"approach":[41,118],"to":[42,69,100,120,123],"further":[43],"improve":[44],"performance/area/watt.":[45],"However,":[46],"are":[48],"often":[49],"clocked":[50],"at":[51,104],"lower":[53],"frequency":[54],"than":[55],"processor":[56],"for":[58,88],"energy":[59],"efficiency":[60],"reasons.":[61],"In":[62,95],"this":[63],"paper,":[64],"we":[65],"propose":[66],"technique":[68,98],"integrate":[70],"shared-memory":[71],"within":[73],"the":[74,78,102,109,116,126],"STMicroelectronics":[79],"STHORM":[80],"architecture.":[81],"Our":[82],"methodology":[83],"significantly":[84],"relaxes":[85],"timing":[86],"constraints":[87],"accelerators,":[90],"while":[91],"optimizing":[92],"data":[93],"bandwidth.":[94],"addition,":[96],"our":[97],"allows":[99,119],"operate":[101],"accelerator":[103,131],"an":[105],"integer":[106],"submultiple":[107],"cluster":[110],"frequency.":[111],"Experimental":[112],"results":[113],"show":[114],"that":[115],"proposed":[117],"recover":[121],"up":[122],"84%":[124],"slow-down":[127],"implied":[128],"reduced":[130],"speed.":[132]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-05-12T00:00:00"}