{"id":"https://openalex.org/W4254546080","doi":"https://doi.org/10.1109/codes-isss.2013.6658989","title":"A reconfigurable real-time SDRAM controller for mixed time-criticality systems","display_name":"A reconfigurable real-time SDRAM controller for mixed time-criticality systems","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4254546080","doi":"https://doi.org/10.1109/codes-isss.2013.6658989"},"language":"en","primary_location":{"id":"doi:10.1109/codes-isss.2013.6658989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.tue.nl/ws/files/3960742/671013063300745.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107211723","display_name":"Sven Goossens","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Sven Goossens","raw_affiliation_strings":["Eindhoven University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026131906","display_name":"Jasper Kuijsten","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jasper Kuijsten","raw_affiliation_strings":["Eindhoven University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059634103","display_name":"Benny \u00c5kesson","orcid":"https://orcid.org/0000-0003-2949-2080"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Benny Akesson","raw_affiliation_strings":["Eindhoven University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048502768","display_name":"Kees Goossens","orcid":"https://orcid.org/0000-0001-7536-4050"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kees Goossens","raw_affiliation_strings":["Eindhoven University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.0261,"has_fulltext":true,"cited_by_count":35,"citation_normalized_percentile":{"value":0.96339993,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7104884386062622},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6913949847221375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6845204830169678},{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.6283579468727112},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5725405216217041},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5075770616531372},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.5042253732681274},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.49008476734161377},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48876142501831055},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4466903507709503},{"id":"https://openalex.org/keywords/mixed-criticality","display_name":"Mixed criticality","score":0.4391729533672333},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43877509236335754},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22232726216316223},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10122254490852356},{"id":"https://openalex.org/keywords/criticality","display_name":"Criticality","score":0.09342819452285767}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7104884386062622},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6913949847221375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6845204830169678},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.6283579468727112},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5725405216217041},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5075770616531372},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.5042253732681274},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.49008476734161377},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48876142501831055},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4466903507709503},{"id":"https://openalex.org/C2781124451","wikidata":"https://www.wikidata.org/wiki/Q6883956","display_name":"Mixed criticality","level":3,"score":0.4391729533672333},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43877509236335754},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22232726216316223},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10122254490852356},{"id":"https://openalex.org/C125611927","wikidata":"https://www.wikidata.org/wiki/Q17008131","display_name":"Criticality","level":2,"score":0.09342819452285767},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/codes-isss.2013.6658989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/1e95ad99-1f39-441e-bbc0-1309786b969b","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/1e95ad99-1f39-441e-bbc0-1309786b969b","pdf_url":"https://pure.tue.nl/ws/files/3960742/671013063300745.pdf","source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Goossens, S L M, Kuijsten, J J A, Akesson, K B & Goossens, K G W 2013, A reconfigurable real-time SDRAM controller for mixed time-criticality systems. in Proceedings of the 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) : September 29-October 4, 2013, Montreal, Canada. IEEE Press, Piscataway, pp. 2-1/10. https://doi.org/10.1109/CODES-ISSS.2013.6658989","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:tue:oai:pure.tue.nl:publications/1e95ad99-1f39-441e-bbc0-1309786b969b","is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/1e95ad99-1f39-441e-bbc0-1309786b969b","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) : September 29-October 4, 2013, Montreal, Canada, 2 - 1/10","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/1e95ad99-1f39-441e-bbc0-1309786b969b","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/1e95ad99-1f39-441e-bbc0-1309786b969b","pdf_url":"https://pure.tue.nl/ws/files/3960742/671013063300745.pdf","source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Goossens, S L M, Kuijsten, J J A, Akesson, K B & Goossens, K G W 2013, A reconfigurable real-time SDRAM controller for mixed time-criticality systems. in Proceedings of the 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) : September 29-October 4, 2013, Montreal, Canada. IEEE Press, Piscataway, pp. 2-1/10. https://doi.org/10.1109/CODES-ISSS.2013.6658989","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.47999998927116394,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4254546080.pdf","grobid_xml":"https://content.openalex.org/works/W4254546080.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W1485732206","https://openalex.org/W1582433831","https://openalex.org/W2095505196","https://openalex.org/W2095714273","https://openalex.org/W2096910097","https://openalex.org/W2102800454","https://openalex.org/W2116826559","https://openalex.org/W2121140123","https://openalex.org/W2125247549","https://openalex.org/W2143111385","https://openalex.org/W2149075075","https://openalex.org/W2151950158","https://openalex.org/W2167195657","https://openalex.org/W2167402388","https://openalex.org/W2169268432","https://openalex.org/W2170763368","https://openalex.org/W3142340790","https://openalex.org/W4231414160","https://openalex.org/W4238938601","https://openalex.org/W4243308852","https://openalex.org/W6629106549","https://openalex.org/W6634707977","https://openalex.org/W6682152478","https://openalex.org/W6824546794"],"related_works":["https://openalex.org/W2344324982","https://openalex.org/W2380272361","https://openalex.org/W4365788328","https://openalex.org/W2547220881","https://openalex.org/W1603816627","https://openalex.org/W2532617734","https://openalex.org/W2577667992","https://openalex.org/W2563048488","https://openalex.org/W2056138949","https://openalex.org/W2121769217"],"abstract_inverted_index":{"Verifying":[0],"real-time":[1],"requirements":[2],"of":[3,45,118],"applications":[4,13],"is":[5,69],"increasingly":[6],"complex":[7],"on":[8,74,178],"modern":[9],"Systems-on-Chips":[10],"(SoCs).":[11],"More":[12],"are":[14,156],"integrated":[15],"into":[16],"one":[17],"system":[18],"due":[19],"to":[20,65,113,152],"power,":[21],"area":[22],"and":[23,33,48,81,104,129,147,172],"cost":[24],"constraints.":[25],"Resource":[26],"sharing":[27],"makes":[28],"their":[29],"timing":[30],"behavior":[31],"interdependent,":[32],"as":[34,167],"a":[35,75,168],"result":[36],"the":[37,43,145,159],"verification":[38,57],"complexity":[39],"increases":[40],"exponentially":[41],"with":[42],"number":[44],"applications.":[46],"Predictable":[47],"composable":[49,82,111,119,148],"virtual":[50,83],"platforms":[51,68],"solve":[52],"this":[53],"problem":[54],"by":[55,116,158],"enabling":[56],"in":[58,173],"isolation,":[59],"but":[60],"designing":[61],"SoC":[62],"resources":[63],"suitable":[64],"host":[66],"such":[67],"challenging.":[70],"This":[71],"paper":[72],"focuses":[73],"reconfigurable":[76,92,124],"SDRAM":[77,93,162],"controller":[78,94,163],"for":[79,109,176],"predictable":[80,146],"platforms.":[84],"The":[85,134,161],"main":[86],"contributions":[87],"are:":[88],"1)":[89],"A":[90,107,123],"run-time":[91],"architecture,":[95],"which":[96],"allows":[97],"trade-offs":[98],"between":[99],"guaranteed":[100],"bandwidth,":[101],"response":[102],"time":[103],"power.":[105],"2)":[106],"methodology":[108],"offering":[110],"service":[112],"memory":[114,120,154],"clients,":[115],"means":[117],"patterns.":[121],"3)":[122],"Time-Division":[125],"Multiplexing":[126],"(TDM)":[127],"arbiter":[128],"an":[130,179],"associated":[131],"reconfiguration":[132],"protocol.":[133],"TDM":[135],"slot":[136],"allocations":[137],"can":[138],"be":[139],"changed":[140],"at":[141],"run":[142],"time,":[143],"while":[144],"performance":[149],"guarantees":[150],"offered":[151],"active":[153],"clients":[155],"unaffected":[157],"reconfiguration.":[160],"has":[164],"been":[165],"implemented":[166],"TLM-level":[169],"SystemC":[170],"model,":[171],"synthesizable":[174],"VHDL":[175],"use":[177],"FPGA.":[180]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}