{"id":"https://openalex.org/W4247823503","doi":"https://doi.org/10.1109/codes-isss.2013.6658988","title":"Reducing inter-core cache contention with an adaptive bank mapping policy in DRAM cache","display_name":"Reducing inter-core cache contention with an adaptive bank mapping policy in DRAM cache","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4247823503","doi":"https://doi.org/10.1109/codes-isss.2013.6658988"},"language":"en","primary_location":{"id":"doi:10.1109/codes-isss.2013.6658988","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658988","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070038996","display_name":"Fazal Hameed","orcid":"https://orcid.org/0000-0002-2763-8755"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fazal Hameed","raw_affiliation_strings":["Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066227499","display_name":"Lars Bauer","orcid":"https://orcid.org/0000-0003-0253-4594"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Bauer","raw_affiliation_strings":["Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063508488","display_name":"J\u00f6rg Henkel","orcid":"https://orcid.org/0000-0001-9602-2922"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jorg Henkel","raw_affiliation_strings":["Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.538,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.62680868,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.9139468669891357},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.8470546007156372},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.8303440809249878},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.8162981271743774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8157797455787659},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.8120179176330566},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.76868736743927},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.6909801363945007},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4904744327068329},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.440457284450531},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.42731574177742004},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41999128460884094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3222195506095886},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15577837824821472}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.9139468669891357},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.8470546007156372},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.8303440809249878},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.8162981271743774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8157797455787659},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.8120179176330566},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.76868736743927},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.6909801363945007},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4904744327068329},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.440457284450531},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.42731574177742004},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41999128460884094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3222195506095886},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15577837824821472}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/codes-isss.2013.6658988","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658988","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2078901575","https://openalex.org/W2084416612","https://openalex.org/W2109292926","https://openalex.org/W2126112620","https://openalex.org/W2143773524","https://openalex.org/W2143807959","https://openalex.org/W2148797773","https://openalex.org/W2160996172","https://openalex.org/W2164988937","https://openalex.org/W2997147979","https://openalex.org/W3149932330","https://openalex.org/W4240197237","https://openalex.org/W4245045245","https://openalex.org/W6684301617"],"related_works":["https://openalex.org/W2399041033","https://openalex.org/W2072955902","https://openalex.org/W2141363922","https://openalex.org/W2162744059","https://openalex.org/W1988497841","https://openalex.org/W2088347047","https://openalex.org/W3140186264","https://openalex.org/W2000122388","https://openalex.org/W1576527819","https://openalex.org/W12620440"],"abstract_inverted_index":{"On-chip":[0],"DRAM":[1,27],"cache":[2,8,28,43,55,75,86,90],"has":[3,19,37],"the":[4,13,21,42,68,100],"advantage":[5],"of":[6,23,46,71],"increased":[7],"capacity":[9,25],"that":[10,29,51,78],"may":[11],"alleviate":[12],"memory":[14],"bandwidth":[15],"problem.":[16],"Recent":[17],"research":[18],"demonstrated":[20],"benefits":[22],"high":[24],"on-chip":[26],"leads":[30],"to":[31,67,110],"reduced":[32],"off-chip":[33],"accesses.":[34],"However,":[35],"state-of-the-art":[36,111],"not":[38],"taken":[39],"into":[40],"consideration":[41],"access":[44,76],"patterns":[45],"concurrently":[47],"running":[48],"heterogeneous":[49],"applications":[50,72],"can":[52],"cause":[53],"inter-core":[54,85],"contention.":[56],"We":[57],"therefore":[58],"propose":[59],"an":[60],"adaptive":[61,95],"bank":[62,96,112],"mapping":[63,97,113],"policy":[64,98],"in":[65,88],"response":[66],"diverse":[69],"requirements":[70],"with":[73],"different":[74],"behaviors":[77],"-":[79,83],"as":[80],"a":[81],"result":[82],"reduces":[84],"contention":[87],"DRAM-based":[89],"architectures.":[91],"On":[92],"average,":[93],"our":[94],"increases":[99],"harmonic":[101],"mean":[102],"instruction-per-cycle":[103],"throughput":[104],"by":[105],"19.3%":[106],"(max.":[107],"71%)":[108],"compared":[109],"policies.":[114]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}