{"id":"https://openalex.org/W7147125835","doi":"https://doi.org/10.1109/cnml68938.2026.11452434","title":"Hardware-Aware Neural Architecture Search with Operator-Level Latency for TinyML Deployment","display_name":"Hardware-Aware Neural Architecture Search with Operator-Level Latency for TinyML Deployment","publication_year":2026,"publication_date":"2026-01-30","ids":{"openalex":"https://openalex.org/W7147125835","doi":"https://doi.org/10.1109/cnml68938.2026.11452434"},"language":null,"primary_location":{"id":"doi:10.1109/cnml68938.2026.11452434","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cnml68938.2026.11452434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 International Conference on Communication Networks and Machine Learning (CNML)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126173137","display_name":"Yingqiang Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I145581781","display_name":"Chongqing Technology and Business University","ror":"https://ror.org/05hqf1284","country_code":"CN","type":"education","lineage":["https://openalex.org/I145581781"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yingqiang Wang","raw_affiliation_strings":["Chongqing Technology and Business University(CTBU),College of Artificial Intelligence,Chongqing,China"],"affiliations":[{"raw_affiliation_string":"Chongqing Technology and Business University(CTBU),College of Artificial Intelligence,Chongqing,China","institution_ids":["https://openalex.org/I145581781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132616997","display_name":"Chaoping Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210164862","display_name":"Artificial Intelligence in Medicine (Canada)","ror":"https://ror.org/05p590m36","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210164862"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chaoping Zhu","raw_affiliation_strings":["CTBU,College of Artificial Intelligence,Chongqing,China"],"affiliations":[{"raw_affiliation_string":"CTBU,College of Artificial Intelligence,Chongqing,China","institution_ids":["https://openalex.org/I4210164862"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5125282803","display_name":"Yang Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210164862","display_name":"Artificial Intelligence in Medicine (Canada)","ror":"https://ror.org/05p590m36","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210164862"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yang Xu","raw_affiliation_strings":["CTBU,College of Artificial Intelligence,Chongqing,China"],"affiliations":[{"raw_affiliation_string":"CTBU,College of Artificial Intelligence,Chongqing,China","institution_ids":["https://openalex.org/I4210164862"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5126173137"],"corresponding_institution_ids":["https://openalex.org/I145581781"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.95090361,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1050","last_page":"1053"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.2840000092983246,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.2840000092983246,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.16760000586509705,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.16099999845027924,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7692000269889832},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.7074000239372253},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.5932000279426575},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4867999851703644},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4837000072002411},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.35600000619888306},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.3319000005722046}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7950999736785889},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7692000269889832},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.7074000239372253},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.5932000279426575},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.5002999901771545},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4867999851703644},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4837000072002411},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.415800005197525},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37119999527931213},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.35600000619888306},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.3319000005722046},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.32350000739097595},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.31279999017715454},{"id":"https://openalex.org/C75553542","wikidata":"https://www.wikidata.org/wiki/Q178161","display_name":"A priori and a posteriori","level":2,"score":0.2863999903202057},{"id":"https://openalex.org/C2780148112","wikidata":"https://www.wikidata.org/wiki/Q1432581","display_name":"Proxy (statistics)","level":2,"score":0.2766999900341034},{"id":"https://openalex.org/C63584917","wikidata":"https://www.wikidata.org/wiki/Q333286","display_name":"Bounding overwatch","level":2,"score":0.27090001106262207},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.2689000070095062},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.2653999924659729},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.258899986743927}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cnml68938.2026.11452434","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cnml68938.2026.11452434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 International Conference on Communication Networks and Machine Learning (CNML)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2967733054","https://openalex.org/W3092074970","https://openalex.org/W4223527846","https://openalex.org/W4225852799","https://openalex.org/W4226437046","https://openalex.org/W4394699179","https://openalex.org/W4408157114"],"related_works":[],"abstract_inverted_index":{"ing":[0],"neural":[1,24],"networks":[2],"on":[3,30,124,174],"resource-constrained":[4],"micro-controllers":[5],"(MCUs)":[6],"requires":[7],"a":[8,18,54,65,114,164],"careful":[9],"balance":[10],"between":[11,56,143],"accuracy":[12,101,134],"and":[13,46,49,59,88,102,145,171],"inference":[14,138],"latency,":[15,139],"which":[16,38],"remains":[17],"central":[19],"challenge":[20],"in":[21],"TinyML.":[22],"Most":[23],"architecture":[25],"search":[26],"(NAS)":[27],"methods":[28],"rely":[29],"proxy":[31],"metrics":[32],"such":[33],"as":[34],"FLOPs":[35],"or":[36],"MACs,":[37],"fail":[39],"to":[40,53,98,120],"capture":[41],"cache":[42],"behavior,":[43],"operator":[44],"implementations,":[45],"system":[47],"overhead,":[48],"may":[50],"therefore":[51],"lead":[52],"mismatch":[55],"searched":[57],"architectures":[58],"real":[60,80],"deployment":[61,172],"performance.This":[62],"paper":[63],"introduces":[64],"hardware-aware":[66],"NAS":[67,96],"framework":[68],"tailored":[69],"for":[70,167],"STM32":[71],"MCUs.":[72],"Latency":[73],"look-up":[74],"tables":[75],"(LUTs)":[76],"are":[77],"constructed":[78],"using":[79],"measurements":[81,119],"obtained":[82],"via":[83],"the":[84,89,95,106,128,141],"STM32Cube.AI":[85],"Developer":[86],"Cloud,":[87],"estimated":[90,144],"latency":[91,122,147,157,169],"is":[92],"incorporated":[93],"into":[94],"objective":[97],"jointly":[99],"optimize":[100],"efficiency.":[103],"To":[104],"mitigate":[105],"systematic":[107],"bias":[108],"arising":[109],"from":[110],"operator-level":[111],"accumulation,":[112],"leveraging":[113],"small":[115],"number":[116],"of":[117],"whole-network":[118],"refine":[121],"estimation.Experiments":[123],"CIFAR-10":[125],"demonstrate":[126],"that":[127,155],"proposed":[129],"method":[130],"attains":[131],"86.9%":[132],"Top-1":[133],"with":[135,160],"90.6":[136],"ms":[137],"improving":[140,168],"agreement":[142],"observed":[146],"while":[148],"reducing":[149],"execution":[150],"time.":[151],"These":[152],"results":[153],"indicate":[154],"LUT-based":[156],"modeling,":[158],"combined":[159],"lightweight":[161],"calibration,":[162],"offers":[163],"practical":[165],"guideline":[166],"estimation":[170],"consistency":[173],"MCU":[175],"platforms.":[176]},"counts_by_year":[],"updated_date":"2026-04-02T13:53:19.096889","created_date":"2026-04-02T00:00:00"}