{"id":"https://openalex.org/W2169173108","doi":"https://doi.org/10.1109/cmpcon.1996.501764","title":"PA7300LC integrates cache for cost/performance","display_name":"PA7300LC integrates cache for cost/performance","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https://openalex.org/W2169173108","doi":"https://doi.org/10.1109/cmpcon.1996.501764","mag":"2169173108"},"language":"en","primary_location":{"id":"doi:10.1109/cmpcon.1996.501764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cmpcon.1996.501764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"COMPCON '96. Technologies for the Information Superhighway Digest of Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112165888","display_name":"D. Hollenbeck","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Hollenbeck","raw_affiliation_strings":["Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1324840837","https://openalex.org/I4210116219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073783308","display_name":"S. Undy","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.R. Undy","raw_affiliation_strings":["Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1324840837","https://openalex.org/I4210116219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062422136","display_name":"L. Johnson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]},{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Johnson","raw_affiliation_strings":["Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1324840837","https://openalex.org/I4210116219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012825824","display_name":"D. Weiss","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Weiss","raw_affiliation_strings":["Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1324840837","https://openalex.org/I4210116219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054447636","display_name":"Paul Tobin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]},{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Tobin","raw_affiliation_strings":["Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1324840837","https://openalex.org/I4210116219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005003553","display_name":"R. Carlson","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Carlson","raw_affiliation_strings":["Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Engineering Systems Lab, Hewlett Packard Company, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1324840837","https://openalex.org/I4210116219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5112165888"],"corresponding_institution_ids":["https://openalex.org/I1324840837","https://openalex.org/I4210116219"],"apc_list":null,"apc_paid":null,"fwci":0.2065,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51582041,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":null,"first_page":"167","last_page":"174"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7973266839981079},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7023375034332275},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5490291118621826},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5227308869361877},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4851580262184143},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.47697195410728455},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4579834043979645},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.41997942328453064},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4199475944042206},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.41472315788269043},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3964040279388428},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3960469663143158},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3764680027961731},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.259804368019104}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7973266839981079},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7023375034332275},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5490291118621826},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5227308869361877},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4851580262184143},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.47697195410728455},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4579834043979645},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.41997942328453064},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4199475944042206},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.41472315788269043},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3964040279388428},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3960469663143158},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3764680027961731},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.259804368019104},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cmpcon.1996.501764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cmpcon.1996.501764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"COMPCON '96. Technologies for the Information Superhighway Digest of Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1480457706","https://openalex.org/W2159030233","https://openalex.org/W2161315784","https://openalex.org/W2294452557","https://openalex.org/W2545769490"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2118932116","https://openalex.org/W2114386333","https://openalex.org/W2535115842","https://openalex.org/W2396934146","https://openalex.org/W2363769136","https://openalex.org/W2126408955","https://openalex.org/W2012518269","https://openalex.org/W2163134761","https://openalex.org/W1965891727"],"abstract_inverted_index":{"HP":[0],"continues":[1],"its":[2],"development":[3],"of":[4,13,20,38,51,82,90,103,109,156],"low":[5],"cost,":[6],"high":[7],"performance":[8,154],"processors":[9],"with":[10],"an":[11,46],"evolution":[12],"the":[14,26,31,39,63,96,117],"PA7100LC":[15],"which":[16],"includes":[17],"128":[18],"kB":[19,53,92],"on-chip":[21],"primary":[22],"cache.":[23,100],"It":[24,60],"implements":[25],"full":[27],"PA-RISC1.1":[28],"functionality":[29],"including":[30],"little-endian,":[32],"uncacheable":[33],"memory,":[34],"and":[35,87,140,166],"multimedia":[36],"extensions":[37],"PA7100LC.":[40],"The":[41,78,130,151],"PA7300LC":[42,152],"connects":[43],"directly":[44,115],"to":[45,54,65,69,106,116,143,148],"optional":[47],"second":[48,98],"level":[49,99],"cache":[50,79],"256":[52],"64":[55,91],"MB":[56,105],"using":[57,120],"plug-in":[58],"cards.":[59],"also":[61],"adds":[62],"ability":[64],"accelerate":[66],"I/O":[67],"stores":[68],"certain":[70],"memory":[71],"locations":[72],"for":[73],"greatly":[74],"improved":[75],"graphics":[76],"performance.":[77],"system":[80,164],"consists":[81,102],"on-chip,":[83],"2-way,":[84],"separate":[85],"instruction":[86],"data":[88,128],"caches":[89],"total":[93],"each,":[94],"plus":[95],"off-chip":[97],"Memory":[101],"8":[104],"3.75":[107],"GB":[108],"standard":[110],"DRAMs":[111],"or":[112,125],"SIMMs":[113],"connecting":[114],"processor":[118],"chip,":[119],"either":[121],"a":[122],"72":[123],"bit":[124,127],"144":[126],"path.":[129],"chip":[131],"is":[132,141],"fabricated":[133],"in":[134],"0.5":[135],"micron,":[136],"4-level":[137],"metal":[138],"CMOS":[139],"designed":[142],"run":[144],"at":[145],"frequencies":[146],"up":[147],"160":[149],"MHz.":[150],"exceeds":[153],"levels":[155],"previous":[157],"generation":[158],"high-end":[159],"workstations":[160],"while":[161],"lowering":[162],"overall":[163],"cost":[165],"power":[167],"consumption.":[168]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}