{"id":"https://openalex.org/W2535086644","doi":"https://doi.org/10.1109/cmpcon.1990.63665","title":"A VLSI-intensive fault-tolerant computer architecture","display_name":"A VLSI-intensive fault-tolerant computer architecture","publication_year":2002,"publication_date":"2002-12-04","ids":{"openalex":"https://openalex.org/W2535086644","doi":"https://doi.org/10.1109/cmpcon.1990.63665","mag":"2535086644"},"language":"en","primary_location":{"id":"doi:10.1109/cmpcon.1990.63665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cmpcon.1990.63665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089373609","display_name":"Fred J. Pollack","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Pollack","raw_affiliation_strings":["BiiN, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BiiN, Hillsboro, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024979594","display_name":"Dave Johnson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Johnson","raw_affiliation_strings":["BiiN, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BiiN, Hillsboro, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078334762","display_name":"Dave Carson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Carson","raw_affiliation_strings":["BiiN, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BiiN, Hillsboro, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091562622","display_name":"R. Ebersole","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Ebersole","raw_affiliation_strings":["BiiN, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BiiN, Hillsboro, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038903236","display_name":"Vinayak Kini","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Kini","raw_affiliation_strings":["BiiN, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BiiN, Hillsboro, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007659433","display_name":"K. Lai","orcid":"https://orcid.org/0009-0008-6579-7782"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Lai","raw_affiliation_strings":["BiiN, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BiiN, Hillsboro, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032485288","display_name":"B. Silvernail","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Silvernail","raw_affiliation_strings":["BiiN, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BiiN, Hillsboro, OR, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018901082","display_name":"S. Stacey","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Stacey","raw_affiliation_strings":["BiiN, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BiiN, Hillsboro, OR, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"134","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8674852848052979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7495615482330322},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6699934601783752},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6060035228729248},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5565850734710693},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5135889053344727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4807591140270233},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.464401513338089},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.4449107348918915},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.42479246854782104},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31880712509155273},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3093433380126953},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21852993965148926}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8674852848052979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7495615482330322},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6699934601783752},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6060035228729248},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5565850734710693},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5135889053344727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4807591140270233},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.464401513338089},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4449107348918915},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.42479246854782104},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31880712509155273},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3093433380126953},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21852993965148926},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cmpcon.1990.63665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cmpcon.1990.63665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1501142292","https://openalex.org/W2097804075","https://openalex.org/W2532348548","https://openalex.org/W2544179681","https://openalex.org/W4292635034","https://openalex.org/W6603014145"],"related_works":["https://openalex.org/W2158463942","https://openalex.org/W2545964721","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W2204566833","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296"],"abstract_inverted_index":{"An":[0],"architecture":[1,9],"optimized":[2],"for":[3,69],"strategic":[4,51],"computing":[5],"was":[6,28,67],"built.":[7],"The":[8],"employs":[10],"a":[11,19,56,64,74,79],"comprehensive":[12],"VLSI":[13,65,101],"approach,":[14],"with":[15,88],"new":[16,20],"hardware":[17,37],"and":[18,39],"operating":[21],"system.":[22],"By":[23],"starting":[24],"from":[25],"scratch":[26],"it":[27],"possible":[29],"to":[30,42,46,55,77],"make":[31],"tradeoffs":[32],"at":[33],"all":[34],"levels":[35],"(VLSI,":[36],"systems,":[38],"software":[40],"systems)":[41],"provide":[43],"optimal":[44],"solutions":[45],"meet":[47],"the":[48,91],"challenges":[49],"of":[50,73,84],"computing.":[52],"In":[53],"addition":[54],"high-performance":[57],"microprocessor":[58],"based":[59],"on":[60],"reduced-instruction-set-computer":[61],"(RISC)":[62],"principles,":[63],"component":[66],"built":[68,96],"each":[70],"functional":[71],"block":[72],"computer":[75,81],"system":[76],"construct":[78],"balanced":[80],"architecture.":[82],"Instead":[83],"implementing":[85],"fault":[86],"tolerance":[87],"additional":[89],"hardware,":[90],"requisite":[92],"fault-tolerant":[93],"features":[94],"were":[95],"directly":[97],"into":[98],"these":[99],"same":[100],"components.<":[102],"<ETX":[103],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[104],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[105]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}