{"id":"https://openalex.org/W2025134184","doi":"https://doi.org/10.1109/clustr.2008.4663805","title":"Design and implementation of an effective HyperTransport core in FPGA","display_name":"Design and implementation of an effective HyperTransport core in FPGA","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2025134184","doi":"https://doi.org/10.1109/clustr.2008.4663805","mag":"2025134184"},"language":"en","primary_location":{"id":"doi:10.1109/clustr.2008.4663805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/clustr.2008.4663805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Cluster Computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100405397","display_name":"Fei Chen","orcid":"https://orcid.org/0000-0002-4500-2590"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Fei Chen","raw_affiliation_strings":["Chinese Academy of Sciences, China","Nat. Res. Center for Intell. Comput. Syst., Chinese Acad. of Sci., Beijing"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"Nat. Res. Center for Intell. Comput. Syst., Chinese Acad. of Sci., Beijing","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016577750","display_name":"Hailiang Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailiang Cheng","raw_affiliation_strings":["Chinese Academy of Sciences, China","Nat. Res. Center for Intell. Comput. Syst., Chinese Acad. of Sci., Beijing"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"Nat. Res. Center for Intell. Comput. Syst., Chinese Acad. of Sci., Beijing","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111130523","display_name":"X. Yang","orcid":"https://orcid.org/0000-0002-0549-5095"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xjiaojun Yang","raw_affiliation_strings":["National Research Center for Intelligent Computing Systems, Institute of Computing Technology, Chinese Academy and Sciences","Nat. Res. Center for Intell. Comput. Syst., Chinese Acad. of Sci., Beijing"],"affiliations":[{"raw_affiliation_string":"National Research Center for Intelligent Computing Systems, Institute of Computing Technology, Chinese Academy and Sciences","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Nat. Res. Center for Intell. Comput. Syst., Chinese Acad. of Sci., Beijing","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100448519","display_name":"Rui Liu","orcid":"https://orcid.org/0000-0002-6515-652X"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Liu","raw_affiliation_strings":["Chinese Academy of Sciences, China","Nat. Res. Center for Intell. Comput. Syst., Chinese Acad. of Sci., Beijing"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"Nat. Res. Center for Intell. Comput. Syst., Chinese Acad. of Sci., Beijing","institution_ids":["https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100405397"],"corresponding_institution_ids":["https://openalex.org/I19820366"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10110418,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"437","last_page":"443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8352221250534058},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6965016722679138},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.49993419647216797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4906424582004547},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33592480421066284}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8352221250534058},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6965016722679138},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.49993419647216797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4906424582004547},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33592480421066284}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/clustr.2008.4663805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/clustr.2008.4663805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Cluster Computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1758157050","https://openalex.org/W1861324085","https://openalex.org/W2075857520","https://openalex.org/W2139093700","https://openalex.org/W2160573804"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2165367082","https://openalex.org/W2111241003","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8,52,83,97,112],"design":[4],"and":[5,127],"implementation":[6],"of":[7,85,99,107,125],"HyperTransport":[9],"(HT)":[10],"core":[11,92,118],"in":[12,45,93],"lattice":[13],"SCM":[14],"FPGA":[15,94],"which":[16,41,59,103],"can":[17,60],"run":[18,81],"at":[19,82,96],"800":[20,115],"MHz":[21,101,116],"DDR":[22],"link":[23],"frequency.":[24,88],"An":[25],"effective":[26],"approach":[27],"is":[28,51,119],"also":[29,48],"proposed":[30,120],"to":[31,64,121],"solve":[32],"the":[33,105,123],"ordering":[34],"problem":[35],"caused":[36],"by":[37],"different":[38],"virtual":[39],"channels":[40],"exists":[42],"not":[43],"only":[44],"HT":[46,50,76,91,117],"but":[47],"PCI-e.":[49],"high":[53],"performance,":[54],"low":[55],"latency":[56],"I/O":[57],"standard":[58],"be":[61],"used":[62],"directly":[63],"connect":[65],"with":[66],"some":[67],"general-purpose":[68],"processors,":[69],"such":[70],"as":[71],"AMDpsilas":[72],"Opteron":[73,79],"processor":[74,80],"family.":[75],"interface":[77],"on":[78],"maximum":[84,98],"1":[86],"GHz":[87],"However,":[89],"most":[90],"runs":[95],"500":[100],"frequency":[102],"limits":[104],"performance":[106],"communication.":[108],"In":[109],"this":[110],"paper,":[111],"16":[113],"bit":[114],"reduce":[122],"gap":[124],"ASIC":[126],"FPGA.":[128]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}