{"id":"https://openalex.org/W4414406145","doi":"https://doi.org/10.1109/clusterworkshops65972.2025.11164210","title":"SYCL for CPU+GPU Heterogeneous Computing: A Study on Integrated and Discrete GPUs","display_name":"SYCL for CPU+GPU Heterogeneous Computing: A Study on Integrated and Discrete GPUs","publication_year":2025,"publication_date":"2025-09-02","ids":{"openalex":"https://openalex.org/W4414406145","doi":"https://doi.org/10.1109/clusterworkshops65972.2025.11164210"},"language":"en","primary_location":{"id":"doi:10.1109/clusterworkshops65972.2025.11164210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/clusterworkshops65972.2025.11164210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Cluster Computing Workshops (CLUSTER Workshops)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103221505","display_name":"Silvia R. Alcaraz","orcid":"https://orcid.org/0000-0001-7184-3783"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]},{"id":"https://openalex.org/I4210111807","display_name":"Center for Research in Molecular Medicine and Chronic Diseases","ror":"https://ror.org/0280bnq76","country_code":"ES","type":"facility","lineage":["https://openalex.org/I4210111807"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Silvia R. Alcaraz","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Spain","institution_ids":["https://openalex.org/I200284239","https://openalex.org/I4210111807"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006702774","display_name":"Ruben Laso","orcid":"https://orcid.org/0000-0003-2574-4025"},"institutions":[{"id":"https://openalex.org/I129774422","display_name":"University of Vienna","ror":"https://ror.org/03prydq77","country_code":"AT","type":"education","lineage":["https://openalex.org/I129774422"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Ruben Laso","raw_affiliation_strings":["University of Vienna,Research Group for Scientific Computing, Faculty of Computer Science,Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Vienna,Research Group for Scientific Computing, Faculty of Computer Science,Austria","institution_ids":["https://openalex.org/I129774422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083070796","display_name":"D.L. Vilari\u00f1o","orcid":"https://orcid.org/0000-0002-4405-2924"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"David L. Vilari\u00f1o","raw_affiliation_strings":["Universidade de Santiago de Compostela,Departamento de Electrónica e Computación,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Departamento de Electrónica e Computación,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006709169","display_name":"Francisco F. Rivera","orcid":"https://orcid.org/0000-0002-6728-9350"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]},{"id":"https://openalex.org/I4210111807","display_name":"Center for Research in Molecular Medicine and Chronic Diseases","ror":"https://ror.org/0280bnq76","country_code":"ES","type":"facility","lineage":["https://openalex.org/I4210111807"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francisco F. Rivera","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Spain","institution_ids":["https://openalex.org/I200284239","https://openalex.org/I4210111807"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25298092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.757099986076355,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.757099986076355,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.6708999872207642,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5286999940872192},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.5152000188827515},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.4018999934196472},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.3598000109195709},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.35440000891685486},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.35429999232292175},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.34790000319480896},{"id":"https://openalex.org/keywords/work","display_name":"Work (physics)","score":0.3465000092983246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7960000038146973},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6672000288963318},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5286999940872192},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.5152000188827515},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.4381999969482422},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.4018999934196472},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.3598000109195709},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.35440000891685486},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.35429999232292175},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.34790000319480896},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.3465000092983246},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.34540000557899475},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.321399986743927},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.2987000048160553},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.27489998936653137},{"id":"https://openalex.org/C187123476","wikidata":"https://www.wikidata.org/wiki/Q1197550","display_name":"Computer performance","level":2,"score":0.2727999985218048},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.2711000144481659},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2694000005722046},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2653000056743622},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25769999623298645},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.2502000033855438}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/clusterworkshops65972.2025.11164210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/clusterworkshops65972.2025.11164210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Cluster Computing Workshops (CLUSTER Workshops)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324211","display_name":"Ministry of Economy","ror":"https://ror.org/02fn8ac40"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1553707579","https://openalex.org/W3014029713","https://openalex.org/W4392379684"],"related_works":[],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3],"study":[4],"on":[5,11,43,51,96],"the":[6,60,65,77,97,103,107],"influence":[7],"of":[8,54,106],"GPU":[9,46],"capabilities":[10],"heterogeneous":[12,89],"CPU+GPU":[13],"computing":[14],"schemes":[15,90],"with":[16,64],"SYCL.":[17],"To":[18],"conduct":[19],"this":[20],"analysis,":[21],"two":[22,52],"iterative":[23],"problems":[24],"were":[25],"considered":[26],"as":[27,48,50],"case":[28],"studies":[29],"using":[30],"dynamic":[31],"load":[32],"balancing":[33],"between":[34,100],"host":[35],"and":[36,85,102],"device.":[37],"Performance":[38],"evaluation":[39],"was":[40],"carried":[41],"out":[42],"an":[44],"integrated":[45],"(iGPU)":[47],"well":[49],"models":[53],"NVIDIA":[55],"discrete":[56],"GPUs":[57],"(dGPUs).":[58],"On":[59],"iGPU,":[61],"shared":[62],"memory":[63],"CPU":[66,78],"limits":[67],"performance":[68,98],"in":[69],"memory-bound":[70],"scenarios.":[71],"In":[72],"contrast,":[73],"dGPUs":[74],"consistently":[75],"outperform":[76],"due":[79],"to":[80],"their":[81],"highly":[82],"parallel":[83],"architecture":[84],"high-bandwidth":[86],"memory.":[87],"Nonetheless,":[88],"may":[91],"provide":[92],"some":[93],"benefits":[94],"depending":[95],"gap":[99],"devices":[101],"computational":[104],"characteristics":[105],"problem.":[108]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}