{"id":"https://openalex.org/W2061719637","doi":"https://doi.org/10.1109/cisim.2010.5643683","title":"Analysis of digital DSP blocks using GDI technology","display_name":"Analysis of digital DSP blocks using GDI technology","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2061719637","doi":"https://doi.org/10.1109/cisim.2010.5643683","mag":"2061719637"},"language":"en","primary_location":{"id":"doi:10.1109/cisim.2010.5643683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cisim.2010.5643683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Computer Information Systems and Industrial Management Applications (CISIM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057257602","display_name":"Mehdi Faed","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mehdi Faed","raw_affiliation_strings":["Department of Electrical Engineering, Sharif University of Technology, Iran","Sharif University of Technology,Department of Electrical Engineering,Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif University of Technology, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Sharif University of Technology,Department of Electrical Engineering,Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033229264","display_name":"Mohammad Mortazavi","orcid":"https://orcid.org/0000-0002-6551-0007"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Mortazavi","raw_affiliation_strings":["Department of Electrical Engineering, Sharif University of Technology, Iran","Sharif University of Technology,Department of Electrical Engineering,Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif University of Technology, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Sharif University of Technology,Department of Electrical Engineering,Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069755816","display_name":"Alireza Faed","orcid":null},"institutions":[{"id":"https://openalex.org/I205640436","display_name":"Curtin University","ror":"https://ror.org/02n415q13","country_code":"AU","type":"education","lineage":["https://openalex.org/I205640436"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Alireza Faed","raw_affiliation_strings":["Curtin University of Technology, Perth, Australia","Curtin Univ. of Technology, Perth, Australia"],"affiliations":[{"raw_affiliation_string":"Curtin University of Technology, Perth, Australia","institution_ids":["https://openalex.org/I205640436"]},{"raw_affiliation_string":"Curtin Univ. of Technology, Perth, Australia","institution_ids":["https://openalex.org/I205640436"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057257602"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.12385107,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"751","issue":null,"first_page":"90","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8577279448509216},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.7187451720237732},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7109804153442383},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7058780789375305},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6252095103263855},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6047816872596741},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6032541394233704},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5683079361915588},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5366328358650208},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5263934135437012},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.5242912173271179},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4816802442073822},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4567696750164032},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.42594659328460693},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.4253571927547455},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4206223785877228},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4132139980792999},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29891490936279297},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12100821733474731}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8577279448509216},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.7187451720237732},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7109804153442383},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7058780789375305},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6252095103263855},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6047816872596741},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6032541394233704},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5683079361915588},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5366328358650208},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5263934135437012},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.5242912173271179},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4816802442073822},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4567696750164032},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.42594659328460693},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.4253571927547455},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4206223785877228},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4132139980792999},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29891490936279297},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12100821733474731}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cisim.2010.5643683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cisim.2010.5643683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Computer Information Systems and Industrial Management Applications (CISIM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W204486211","https://openalex.org/W639021380","https://openalex.org/W1667857860","https://openalex.org/W1992944096","https://openalex.org/W2127696501","https://openalex.org/W2136157389","https://openalex.org/W2136899384","https://openalex.org/W2160361604","https://openalex.org/W2751995795","https://openalex.org/W3143002681","https://openalex.org/W4236915713","https://openalex.org/W4243164749","https://openalex.org/W6608302295","https://openalex.org/W6792412695"],"related_works":["https://openalex.org/W2086344757","https://openalex.org/W2765435638","https://openalex.org/W3017501411","https://openalex.org/W1847737738","https://openalex.org/W2166567121","https://openalex.org/W3210322980","https://openalex.org/W2526565644","https://openalex.org/W2329434788","https://openalex.org/W2398543671","https://openalex.org/W2394385641"],"abstract_inverted_index":{"In":[0,140],"parallel":[1],"with":[2],"enhancements":[3],"in":[4,13,44,136,157],"the":[5,16,26,38,58,137,143],"technology":[6],"of":[7,40,60,67,105,126,159],"integrated":[8,77],"circuits,":[9],"transistors":[10,81,85],"are":[11,97,114,130],"implemented":[12,135],"silicon.":[14],"Though":[15],"price":[17],"is":[18,21,37,42,50,55],"reduced;":[19],"design":[20,144],"more":[22,53],"complicated,":[23],"which":[24,96,129],"create":[25],"efficiency":[27,54],"and":[28,72,86,99,120,124,155,164],"power":[29,49,68,161],"consumption.":[30],"The":[31],"reason":[32],"why":[33],"modern":[34],"GDI-based":[35,76],"circuit":[36,62,74,78],"focus":[39],"attention":[41],"that":[43,113],"designing":[45,123],"digital":[46],"circuit,":[47],"less":[48],"required":[51],"while":[52],"obtained.":[56],"Lowering":[57],"complexity":[59],"logic":[61,102],"can":[63],"bring":[64],"about":[65],"reduction":[66],"consumption,":[69,162],"propagation":[70],"delay":[71],"decrease":[73],"space.":[75],"resembles":[79],"MOSFET":[80],"but":[82],"have":[83],"fewer":[84],"higher":[87],"performance":[88],"capability.":[89],"This":[90],"study":[91],"addresses":[92],"two":[93],"main":[94],"areas":[95],"Studying":[98],"investigating":[100],"primary":[101],"gate":[103],"behaviors":[104],"NOR,":[106,109],"NAND,":[107],"OR,":[108],"XOR,":[110],"XNOR,":[111],"INVERTER,":[112],"used":[115],"to":[116,153],"employ":[117],"CMOS,":[118],"NMOS":[119,154],"GDI.":[121],"Moreover,":[122],"analysis":[125],"FIR":[127,149],"block":[128],"done,":[131],"using":[132],"basic":[133,146],"blocks":[134,147],"first":[138],"stage.":[139],"this":[141],"study,":[142],"circuits-either":[145],"or":[148],"will":[150],"be":[151],"compared":[152],"CMOS":[156],"terms":[158],"average":[160],"performance,":[163],"area":[165],"occupancy.":[166]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}