{"id":"https://openalex.org/W2152676535","doi":"https://doi.org/10.1109/ciip.2009.4937875","title":"An efficient architecture for hardware implementations of image processing algorithms","display_name":"An efficient architecture for hardware implementations of image processing algorithms","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2152676535","doi":"https://doi.org/10.1109/ciip.2009.4937875","mag":"2152676535"},"language":"en","primary_location":{"id":"doi:10.1109/ciip.2009.4937875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ciip.2009.4937875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Symposium on Computational Intelligence for Image Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034208717","display_name":"Farzad Khalvati","orcid":"https://orcid.org/0000-0001-5616-8660"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Farzad Khalvati","raw_affiliation_strings":["Department of Systems Design Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Systems Design Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038566332","display_name":"Hamid R. Tizhoosh","orcid":"https://orcid.org/0000-0001-5488-601X"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hamid R. Tizhoosh","raw_affiliation_strings":["Department of Systems Design Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Systems Design Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034208717"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.2638,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60542674,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"20","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memoization","display_name":"Memoization","score":0.9233711957931519},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8514277935028076},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7436089515686035},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5602113008499146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48005211353302},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4717572331428528},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46558183431625366},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.4332396984100342},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4290209710597992},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4278269112110138},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4207608997821808},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4128574728965759},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3471974730491638},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33642578125},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3338168263435364},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.17461484670639038},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11187049746513367}],"concepts":[{"id":"https://openalex.org/C79516417","wikidata":"https://www.wikidata.org/wiki/Q1376168","display_name":"Memoization","level":4,"score":0.9233711957931519},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8514277935028076},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7436089515686035},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5602113008499146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48005211353302},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4717572331428528},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46558183431625366},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.4332396984100342},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4290209710597992},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4278269112110138},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4207608997821808},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4128574728965759},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3471974730491638},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33642578125},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3338168263435364},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.17461484670639038},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11187049746513367},{"id":"https://openalex.org/C42560504","wikidata":"https://www.wikidata.org/wiki/Q15419395","display_name":"Top-down parsing","level":3,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C53893814","wikidata":"https://www.wikidata.org/wiki/Q7378909","display_name":"Rule-based machine translation","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ciip.2009.4937875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ciip.2009.4937875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Symposium on Computational Intelligence for Image Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1965784613","https://openalex.org/W2019831869","https://openalex.org/W2045195730","https://openalex.org/W2095667776","https://openalex.org/W2095872092","https://openalex.org/W2138683481","https://openalex.org/W2153050512","https://openalex.org/W2156343115","https://openalex.org/W2160067427","https://openalex.org/W2161213036","https://openalex.org/W2167258273","https://openalex.org/W2169086617","https://openalex.org/W4240181815","https://openalex.org/W4245627283","https://openalex.org/W4254893742","https://openalex.org/W6684036589"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2966056201","https://openalex.org/W2182406401","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W4233991731"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,41,61,78],"new":[4],"performance":[5],"improvement":[6],"technique":[7,24],"for":[8],"hardware":[9],"implementations":[10],"of":[11,36],"non-recursive":[12],"convolution":[13],"based":[14],"image":[15,37],"processing":[16],"algorithms.":[17],"It":[18],"combines":[19],"an":[20],"advanced":[21],"data":[22,38],"flow":[23],"(instruction":[25],"reuse)":[26],"proposed":[27],"in":[28,52],"modern":[29],"microprocessor":[30],"design":[31],"with":[32,49,96],"the":[33,47],"value":[34],"locality":[35],"to":[39,86],"develop":[40],"method,":[42],"window":[43,58,84],"memoization,":[44],"that":[45,66],"increases":[46],"throughput":[48],"minimal":[50],"cost":[51],"area":[53,71],"and":[54],"accuracy.":[55],"We":[56],"implement":[57],"memoization":[59,85],"as":[60],"2-wide":[62,74],"superscalar":[63,75],"pipeline":[64],"such":[65],"it":[67],"consumes":[68],"significantly":[69],"less":[70],"than":[72],"conventional":[73],"pipelines.":[76],"As":[77],"case":[79],"study,":[80],"we":[81],"have":[82],"applied":[83],"Kirsch":[87],"edge":[88],"detector.":[89],"The":[90],"average":[91],"speedup":[92],"factor":[93],"was":[94],"1.76":[95],"only":[97],"25%":[98],"extra":[99],"hardware.":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}