{"id":"https://openalex.org/W7161146487","doi":"https://doi.org/10.1109/cicc65509.2026.11509602","title":"50-GBaud+ VCSEL-Based Co-Packaged Optical Links: An Overview of Circuits and Systems","display_name":"50-GBaud+ VCSEL-Based Co-Packaged Optical Links: An Overview of Circuits and Systems","publication_year":2026,"publication_date":"2026-04-19","ids":{"openalex":"https://openalex.org/W7161146487","doi":"https://doi.org/10.1109/cicc65509.2026.11509602"},"language":null,"primary_location":{"id":"doi:10.1109/cicc65509.2026.11509602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc65509.2026.11509602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014099014","display_name":"Sashank Krishnamurthy","orcid":"https://orcid.org/0000-0003-3091-0016"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sashank Krishnamurthy","raw_affiliation_strings":["Intel Corporation,Hillsboro,OR,USA,97124"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,OR,USA,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051922982","display_name":"Susnata Mondal","orcid":"https://orcid.org/0000-0002-8865-7132"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Susnata Mondal","raw_affiliation_strings":["Intel Corporation,Hillsboro,OR,USA,97124"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,OR,USA,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136171060","display_name":"Junyi Qiu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Junyi Qiu","raw_affiliation_strings":["Intel Corporation,Hillsboro,OR,USA,97124"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,OR,USA,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136137757","display_name":"Shuhei Yamada","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuhei Yamada","raw_affiliation_strings":["Intel Corporation,Hillsboro,OR,USA,97124"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,OR,USA,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136154471","display_name":"Zhen Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhen Zhou","raw_affiliation_strings":["Intel Corporation,Hillsboro,OR,USA,97124"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,OR,USA,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113971366","display_name":"Joe Kennedy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joe Kennedy","raw_affiliation_strings":["Intel Corporation,Hillsboro,OR,USA,97124"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,OR,USA,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136142934","display_name":"James Jaussi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Jaussi","raw_affiliation_strings":["Intel Corporation,Hillsboro,OR,USA,97124"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,OR,USA,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053540874","display_name":"Mozhgan Mansuri","orcid":"https://orcid.org/0000-0002-0277-7775"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mozhgan Mansuri","raw_affiliation_strings":["Intel Corporation,Hillsboro,OR,USA,97124"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,Hillsboro,OR,USA,97124","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.70509553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9664000272750854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9664000272750854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.01510000042617321,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10022","display_name":"Semiconductor Quantum Structures and Devices","score":0.0032999999821186066,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.483599990606308},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3188999891281128},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2614000141620636},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.25540000200271606}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.483599990606308},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4668000042438507},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37770000100135803},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3377000093460083},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33500000834465027},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3188999891281128},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.31779998540878296},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2614000141620636},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.25540000200271606},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.2513999938964844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc65509.2026.11509602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc65509.2026.11509602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49773916602134705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"overview":[4,43],"of":[5,66,85,106],"circuit":[6,78],"techniques":[7,79],"enabling":[8],"co-packaged":[9,30],"vertical-cavity":[10],"surface-emitting":[11],"laser":[12],"(VCSEL)-based":[13],"optical":[14,31,40,57,118],"transceivers":[15],"along":[16],"with":[17],"measurement":[18],"results":[19],"from":[20],"two":[21,107],"system":[22],"prototypes:":[23],"a":[24,34,45,59,95,104],"2.9":[25],"pJ/b":[26,36,126],"4\u00d750":[27],"Gb/s":[28,38,128],"NRZ":[29],"transceiver":[32,114],"and":[33,76,120],"0.9":[35],"108":[37],"PAM4":[39,81,129],"engine.":[41],"The":[42,83],"includes":[44],"complex-zero":[46],"continuous-time":[47],"linear":[48],"equalizer":[49,99],"(CTLE)":[50],"used":[51],"to":[52,62],"equalize":[53],"the":[54,64,70,117],"VCSEL\u2019s":[55],"second-order":[56],"response,":[58],"matching":[60],"network":[61],"mitigate":[63],"impact":[65,84],"co-packaging":[67],"parasitics":[68],"on":[69,87],"transimpedance":[71],"amplifier":[72],"(TIA)":[73],"front":[74],"end,":[75],"high-linearity":[77],"for":[80],"signaling.":[82],"temperature":[86],"VCSEL":[88],"characteristics":[89],"is":[90,110],"also":[91],"discussed.":[92],"In":[93],"addition,":[94],"new":[96],"3-tap":[97,122],"feed-forward":[98],"(FFE)":[100],"architecture,":[101],"implemented":[102],"as":[103],"cascade":[105],"2-tap":[108],"FFEs,":[109],"presented.":[111],"A":[112],"prototype":[113],"IC":[115],"integrating":[116],"engine":[119],"on-chip":[121],"FFE":[123],"achieves":[124],"1.4":[125],"100":[127],"operation.":[130]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-05-15T00:00:00"}