{"id":"https://openalex.org/W7161142141","doi":"https://doi.org/10.1109/cicc65509.2026.11509551","title":"A Timing-Skew-Free 12-bit 4-GS/s Pipelined TI-SAR ADC with a T/H-Based TI MDAC and a Combined Bit-Weight and Offset Background Calibration","display_name":"A Timing-Skew-Free 12-bit 4-GS/s Pipelined TI-SAR ADC with a T/H-Based TI MDAC and a Combined Bit-Weight and Offset Background Calibration","publication_year":2026,"publication_date":"2026-04-19","ids":{"openalex":"https://openalex.org/W7161142141","doi":"https://doi.org/10.1109/cicc65509.2026.11509551"},"language":null,"primary_location":{"id":"doi:10.1109/cicc65509.2026.11509551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc65509.2026.11509551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5136139313","display_name":"Yue Cao","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yue Cao","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136184639","display_name":"Yi Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Shen","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136162975","display_name":"Shubin Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100420744","display_name":"Le Chen","orcid":"https://orcid.org/0000-0001-8010-136X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Le Chen","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136170752","display_name":"Lin Ling","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lin Ling","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136187254","display_name":"Li Dang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Dang","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047256160","display_name":"Haolin Han","orcid":"https://orcid.org/0000-0003-4566-1569"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haolin Han","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077372163","display_name":"Hongzhi Liang","orcid":"https://orcid.org/0000-0001-6609-9486"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongzhi Liang","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136139347","display_name":"Dengquan Li","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dengquan Li","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5136158451","display_name":"Zhangming Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems,Xi’an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.59885152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7407000064849854,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7407000064849854,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.07800000160932541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.0203000009059906,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.6757000088691711},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5586000084877014},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.2782999873161316},{"id":"https://openalex.org/keywords/signal-to-noise-ratio","display_name":"Signal-to-noise ratio (imaging)","score":0.24650000035762787}],"concepts":[{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.6757000088691711},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5586000084877014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3953000009059906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3637999892234802},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.314300000667572},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.2782999873161316},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2635999917984009},{"id":"https://openalex.org/C13944312","wikidata":"https://www.wikidata.org/wiki/Q7512748","display_name":"Signal-to-noise ratio (imaging)","level":2,"score":0.24650000035762787},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.24210000038146973},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.23520000278949738}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc65509.2026.11509551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc65509.2026.11509551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7016585469245911,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,67],"paper":[1],"presents":[2],"a":[3,14,17,58,113,138,147],"timing-skew-free":[4],"12-bit":[5],"4-GS/s":[6],"pipelined":[7,46],"time-interleaved":[8],"(TI)-SAR":[9],"ADC":[10,48,124],"that":[11],"simultaneously":[12],"achieves":[13,125],"high":[15],"SFDR,":[16],"competitive":[18,148],"SNDR,":[19],"and":[20,61,83,98,131],"superior":[21],"power":[22],"efficiency.":[23],"A":[24],"track-and-hold":[25],"(T/H)-based":[26],"TI":[27],"MDAC":[28],"scheme":[29,69],"is":[30,65],"introduced":[31],"to":[32,39,79],"extend":[33],"the":[34,41,45,71,88,103,107,122],"effective":[35],"residue":[36],"amplification":[37],"time":[38],"break":[40],"speed":[42],"bottleneck":[43],"of":[44,128,134,150],"TI-SAR":[47],"without":[49],"incurring":[50],"inter-channel":[51],"timing":[52],"skew.":[53],"To":[54],"address":[55],"first-stage":[56],"non-idealities,":[57],"combined":[59],"bit-weight":[60,82],"offset":[62,84,108],"background":[63,76],"calibration":[64,68,77,89],"proposed.":[66],"reuses":[70],"same":[72],"data":[73],"acquired":[74],"from":[75],"loops":[78],"correct":[80,95],"both":[81],"errors,":[85],"thereby":[86],"reducing":[87],"complexity.":[90],"The":[91],"extracted":[92],"bit":[93],"weights":[94],"capacitor":[96],"mismatch":[97],"inter-stage":[99],"gain":[100],"error":[101],"in":[102,119],"digital":[104],"domain,":[105],"while":[106,142],"errors":[109],"are":[110],"minimized":[111],"through":[112],"common-mode":[114],"code":[115],"alignment":[116],"scheme.":[117],"Fabricated":[118],"28-nm":[120],"CMOS,":[121],"prototype":[123],"an":[126,132],"SFDR":[127],"77.9":[129],"dB":[130,136],"SNDR":[133],"58.3":[135],"at":[137],"Nyquist":[139],"input":[140],"frequency":[141],"consuming":[143],"79.8":[144],"mW,":[145],"yielding":[146],"FoMS":[149],"162.3":[151],"dB.":[152]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-05-15T00:00:00"}