{"id":"https://openalex.org/W4410492881","doi":"https://doi.org/10.1109/cicc63670.2025.10983669","title":"16 Arrays of 32 All-to-All Coupled CMOS Oscillators for AI Inference and Combinatorial Optimization","display_name":"16 Arrays of 32 All-to-All Coupled CMOS Oscillators for AI Inference and Combinatorial Optimization","publication_year":2025,"publication_date":"2025-04-13","ids":{"openalex":"https://openalex.org/W4410492881","doi":"https://doi.org/10.1109/cicc63670.2025.10983669"},"language":"en","primary_location":{"id":"doi:10.1109/cicc63670.2025.10983669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc63670.2025.10983669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035225490","display_name":"Hai Li","orcid":"https://orcid.org/0000-0001-7668-569X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hai Li","raw_affiliation_strings":["Intel Foundry,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Foundry,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022406123","display_name":"James Ayers","orcid":"https://orcid.org/0000-0001-9801-3384"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Ayers","raw_affiliation_strings":["Intel Foundry,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Foundry,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072117537","display_name":"Anni Lu","orcid":"https://orcid.org/0000-0002-4415-0866"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anni Lu","raw_affiliation_strings":["Intel Foundry,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Foundry,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087608529","display_name":"You Li","orcid":"https://orcid.org/0000-0003-3785-0976"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"You Li","raw_affiliation_strings":["Intel Foundry,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Foundry,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061988528","display_name":"Dmitri E. Nikonov","orcid":"https://orcid.org/0000-0002-1436-1267"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dmitri Nikonov","raw_affiliation_strings":["Intel Foundry,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Foundry,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018623391","display_name":"Y. Fan","orcid":"https://orcid.org/0000-0001-5914-2765"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yongping Fan","raw_affiliation_strings":["Intel Foundry,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Foundry,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073072521","display_name":"Ian A. Young","orcid":"https://orcid.org/0000-0002-4017-5265"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ian Young","raw_affiliation_strings":["Intel Foundry,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel Foundry,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5035225490"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.122942,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9452000260353088,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9452000260353088,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9429000020027161,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9308000206947327,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7221042513847351},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6029618978500366},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5503360033035278},{"id":"https://openalex.org/keywords/combinatorial-optimization","display_name":"Combinatorial optimization","score":0.5462363362312317},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2988819181919098},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2843875288963318},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25859594345092773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23763659596443176}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7221042513847351},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6029618978500366},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5503360033035278},{"id":"https://openalex.org/C52692508","wikidata":"https://www.wikidata.org/wiki/Q1333872","display_name":"Combinatorial optimization","level":2,"score":0.5462363362312317},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2988819181919098},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2843875288963318},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25859594345092773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23763659596443176}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc63670.2025.10983669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc63670.2025.10983669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1806621776","https://openalex.org/W2792607576","https://openalex.org/W3106780185","https://openalex.org/W3114800121","https://openalex.org/W3133687618","https://openalex.org/W3184554868","https://openalex.org/W4386331887","https://openalex.org/W4392745990"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W3014521742","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W2617868873","https://openalex.org/W4396701345","https://openalex.org/W3204141294"],"abstract_inverted_index":{"With":[0],"rapid":[1],"advancement":[2],"of":[3,21,50,76,93,110,135,177],"computing":[4,15,29],"tasks,":[5],"like":[6],"artificial":[7],"intelligence":[8],"(AI),":[9],"combinatorial":[10],"optimization":[11],"problems":[12,128],"(COPs),":[13],"scientific":[14],"and":[16,35,86,125,158],"so":[17],"on,":[18],"significant":[19],"improvement":[20],"energy":[22],"efficiency":[23],"is":[24,36,199],"becoming":[25],"more":[26,40],"critical.":[27],"Analog":[28],"has":[30,169],"been":[31,170],"actively":[32],"explored":[33],"[1]":[34],"expected":[37],"to":[38,80],"be":[39,130],"efficient":[41],"than":[42],"general":[43],"purpose":[44],"computing.":[45],"It":[46],"can":[47,115,129,142],"handle":[48],"one":[49],"the":[51,90,138],"key":[52],"unavoidable":[53],"operations,":[54],"matrix":[55,111,136],"multiplication.":[56],"As":[57,121],"shown":[58],"in":[59,152],"Fig.":[60],"1,":[61],"oscillators":[62],"coupled":[63],"via":[64],"an":[65],"averager":[66],"node,":[67],"where":[68],"its":[69,98,159],"voltage":[70],"envelop":[71],"signal":[72],"(also":[73],"called":[74],"degree":[75],"match,":[77],"DoM)":[78],"correlates":[79],"oscillator":[81,95,140],"frequency":[82,92],"variance.":[83],"The":[84],"input":[85,103,185],"weight":[87,106],"will":[88],"determine":[89],"initial":[91],"each":[94,109],"by":[96],"varying":[97],"iDAC":[99],"code":[100],"based":[101],"on":[102],"(I)":[104],"minus":[105],"(W)":[107],"for":[108],"element.":[112],"This":[113],"mechanism":[114],"help":[116],"calculate":[117],"dot":[118],"products":[119],"efficiently.":[120],"both":[122],"AI":[123,189],"inference":[124,190],"NP-hard":[126,194],"Ising":[127],"transformed":[131],"into":[132],"a":[133,153,175,178],"series":[134],"multiplications,":[137],"same":[139],"hardware":[141],"manage":[143],"these":[144],"two":[145],"different":[146],"tasks.":[147],"Previous":[148],"work":[149],"validated":[150],"synchronization":[151],"single":[154],"CMOS":[155,180],"coupled-oscillator":[156,181],"array":[157],"analog":[160],"output":[161],"[2],":[162],"but":[163],"no":[164],"end-to-end":[165],"processing":[166],"or":[167],"scalability":[168],"shown.":[171],"In":[172],"this":[173],"paper,":[174],"demonstration":[176],"16-array":[179],"system":[182],"with":[183],"digitized":[184],"/":[186],"output,":[187],"performing":[188],"as":[191,193],"well":[192],"Travelling":[195],"Salesman":[196],"Problem":[197],"(TSP),":[198],"presented.":[200]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}