{"id":"https://openalex.org/W4410492624","doi":"https://doi.org/10.1109/cicc63670.2025.10983379","title":"A 0.7-V 26.2-28.5 GHz Dual-Loop Double-Sampling PLL with Floating Capacitor OTA Based Gm-CP Achieving a 45.4-fs<sub>RMS</sub> Jitter","display_name":"A 0.7-V 26.2-28.5 GHz Dual-Loop Double-Sampling PLL with Floating Capacitor OTA Based Gm-CP Achieving a 45.4-fs<sub>RMS</sub> Jitter","publication_year":2025,"publication_date":"2025-04-13","ids":{"openalex":"https://openalex.org/W4410492624","doi":"https://doi.org/10.1109/cicc63670.2025.10983379"},"language":"en","primary_location":{"id":"doi:10.1109/cicc63670.2025.10983379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc63670.2025.10983379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022911976","display_name":"Jun Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jun Chang","raw_affiliation_strings":["Xidian University,xian,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,xian,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077372163","display_name":"Hongzhi Liang","orcid":"https://orcid.org/0000-0001-6609-9486"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongzhi Liang","raw_affiliation_strings":["Xidian University,xian,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,xian,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044532709","display_name":"Yixiao Luo","orcid":"https://orcid.org/0000-0002-7319-5035"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yixiao Luo","raw_affiliation_strings":["Xidian University,xian,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,xian,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056306022","display_name":"Zeyu Peng","orcid":"https://orcid.org/0000-0003-3091-1537"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zeyu Peng","raw_affiliation_strings":["Xidian University,xian,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,xian,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100356628","display_name":"Zhe Li","orcid":"https://orcid.org/0000-0001-9735-6633"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhe Li","raw_affiliation_strings":["Xidian University,xian,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,xian,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029781634","display_name":"Yi Shen","orcid":"https://orcid.org/0000-0002-2586-3772"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Shen","raw_affiliation_strings":["Xidian University,xian,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,xian,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Xidian University,xian,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,xian,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Xidian University,xian,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,xian,China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5022911976"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.7467,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.72198691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9151150584220886},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8431751728057861},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5314670205116272},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.475273996591568},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.47181499004364014},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4380554258823395},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37451186776161194},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3427373766899109},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3394950032234192},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.24810072779655457},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17033055424690247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.158636212348938},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10303604602813721},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.07592833042144775}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9151150584220886},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8431751728057861},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5314670205116272},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.475273996591568},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.47181499004364014},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4380554258823395},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37451186776161194},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3427373766899109},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3394950032234192},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.24810072779655457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17033055424690247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.158636212348938},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10303604602813721},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.07592833042144775},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc63670.2025.10983379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc63670.2025.10983379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1991259611","https://openalex.org/W2105479071","https://openalex.org/W2151940289","https://openalex.org/W2921046765","https://openalex.org/W2921503264","https://openalex.org/W2921886179","https://openalex.org/W2921945517","https://openalex.org/W3132889034","https://openalex.org/W3133492719","https://openalex.org/W3165882939","https://openalex.org/W4312261872","https://openalex.org/W4396918421"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2353997301","https://openalex.org/W1990914986","https://openalex.org/W3151336385","https://openalex.org/W2050909734","https://openalex.org/W4408611188","https://openalex.org/W1965937483","https://openalex.org/W2376421545","https://openalex.org/W4310895583"],"abstract_inverted_index":{"Complex":[0],"low-voltage":[1],"(LV)":[2],"digitally-assisted":[3],"calibration":[4],"and":[5,18,49,57,74,123,155,165,212],"equalization":[6],"techniques":[7],"are":[8,193],"usually":[9],"integrated":[10],"with":[11,20,42],"mixed-signal":[12],"circuits":[13],"such":[14],"as":[15],"SerDes":[16],"transceivers":[17],"RF-frontend":[19],"the":[21,43,54,80,83,105,119,148,153,162,172,180,185,190,198,204,209,213],"potential":[22],"to":[23,117,196],"significantly":[24],"develop":[25],"energy":[26],"efficiency.":[27],"To":[28],"serve":[29],"this":[30],"purpose,":[31],"prior":[32],"art":[33],"LV":[34,65,173,205],"supply":[35,66,206],"phase-locked":[36],"loops":[37],"(PLLs)":[38],"have":[39,89,129],"been":[40,130],"introduced":[41],"aim":[44],"of":[45,61,82,100,135],"developing":[46],"power":[47],"integrity":[48],"efficiency":[50],"[1],":[51],"[2].":[52],"But,":[53],"high":[55],"on-resistance":[56],"deteriorating":[58,184],"noise":[59,73,84,102,121,163],"parameters":[60],"MOS":[62],"transistors":[63],"under":[64],"pose":[67],"significant":[68,98],"challenges":[69],"in":[70,133,217],"meeting":[71],"both":[72],"high-speed":[75],"performance":[76],"requirements,":[77],"simultaneously.":[78,220],"From":[79],"perspective":[81],"performance,":[85],"double-sampling":[86],"(DS)":[87],"PLLs":[88,128,144],"shown":[90],"promising":[91],"ultra-low":[92],"jitter":[93],"features":[94],"by":[95,200],"enabling":[96],"a":[97,112,176,201],"reduction":[99],"in-band":[101],"[3]\u2013[5].":[103],"However,":[104],"DS":[106],"phase":[107,120],"detector":[108],"(PD)":[109],"gain,":[110],"including":[111],"steeply":[113],"descending":[114],"GM,":[115],"needs":[116],"balance":[118],"(PN)":[122],"loop":[124],"stability.":[125],"Dual-loop":[126],"(DL)":[127],"extensively":[131],"used":[132,195],"virtue":[134],"their":[136],"superior":[137],"flexible":[138],"bandwidth":[139],"[6],":[140],"[7].":[141],"Unfortunately,":[142],"DL":[143],"typically":[145],"rely":[146],"on":[147,179],"discharge":[149],"current":[150,182,218],"ratio":[151],"between":[152],"proportional":[154],"integral":[156],"charge":[157],"pump":[158],"(CP),":[159],"suffering":[160],"from":[161],"contribution":[164],"two":[166],"forward":[167],"path":[168],"mismatches.":[169],"In":[170],"addition,":[171],"CP":[174,191],"poses":[175],"primary":[177],"challenge":[178],"charge/discharge":[181],"mismatch,":[183],"reference":[186],"spur":[187],"[8].":[188],"Since":[189],"outputs":[192],"directly":[194],"control":[197],"VCO":[199],"passive":[202],"filter,":[203],"cannot":[207],"support":[208],"voltage":[210],"headroom":[211],"channel":[214],"length":[215],"modulation":[216],"mirrors,":[219]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}