{"id":"https://openalex.org/W4376130880","doi":"https://doi.org/10.1109/cicc57935.2023.10121312","title":"A 138-TOPS/W Delta-Sigma Modulator-Based Variable- Resolution Activation in-Memory Computing Macro","display_name":"A 138-TOPS/W Delta-Sigma Modulator-Based Variable- Resolution Activation in-Memory Computing Macro","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4376130880","doi":"https://doi.org/10.1109/cicc57935.2023.10121312"},"language":"en","primary_location":{"id":"doi:10.1109/cicc57935.2023.10121312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc57935.2023.10121312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021946088","display_name":"Vasundhara Damodaran","orcid":"https://orcid.org/0000-0002-6138-0241"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vasundhara Damodaran","raw_affiliation_strings":["Arizona State University,Tempe,AZ,USA,85287"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Tempe,AZ,USA,85287","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112926062","display_name":"Ziyu Liu","orcid":"https://orcid.org/0000-0002-3542-6832"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ziyu Liu","raw_affiliation_strings":["Arizona State University,Tempe,AZ,USA,85287"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Tempe,AZ,USA,85287","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007690955","display_name":"Jae-sun Seo","orcid":"https://orcid.org/0000-0002-4551-7789"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae-Sun Seo","raw_affiliation_strings":["Arizona State University,Tempe,AZ,USA,85287"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Tempe,AZ,USA,85287","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005496543","display_name":"Arindam Sanyal","orcid":"https://orcid.org/0000-0003-4045-6291"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arindam Sanyal","raw_affiliation_strings":["Arizona State University,Tempe,AZ,USA,85287"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Tempe,AZ,USA,85287","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021946088"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.5349,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63588152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8799275159835815},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7943274974822998},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6609565019607544},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5935344696044922},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5585045218467712},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4956172704696655},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48919299244880676},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47752845287323},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.47601252794265747},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4497438073158264},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4412570297718048},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.36362016201019287},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3060271739959717}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8799275159835815},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7943274974822998},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6609565019607544},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5935344696044922},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5585045218467712},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4956172704696655},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48919299244880676},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47752845287323},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.47601252794265747},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4497438073158264},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4412570297718048},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.36362016201019287},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3060271739959717}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc57935.2023.10121312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc57935.2023.10121312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W3208688275","https://openalex.org/W2088771128","https://openalex.org/W2263373136","https://openalex.org/W2796085262","https://openalex.org/W190245591","https://openalex.org/W1650778624","https://openalex.org/W2022549222","https://openalex.org/W2291633415","https://openalex.org/W2124313625"],"abstract_inverted_index":{"In-memory":[0],"computing":[1],"(1MC)":[2],"is":[3,52,153,163,191,198],"a":[4,90],"widely":[5],"used":[6],"technique":[7],"that":[8,242],"performs":[9],"low-precision":[10],"computations":[11],"inside":[12],"memory":[13],"elements":[14],"to":[15,34,101,115,127,255],"break":[16],"the":[17,55,65,74,82,87,159,179,184,195,201,204,219,223,227,233,238,247,252],"von-Neumann":[18],"bottleneck":[19],"in":[20,54,137,156,170,203,232],"conventional":[21],"A1/ML":[22],"hardware.":[23],"Recently":[24],"SRAM":[25,49,71,116,139,146,169,248],"based":[26,50],"1MC":[27,51],"[1\u20134]":[28],"has":[29,123],"gained":[30],"significant":[31],"attention":[32],"due":[33],"its":[35],"high":[36,257],"energy":[37],"efficiency":[38],"and":[39,80,85,112,130,158,250],"easy":[40],"integration":[41],"with":[42],"CMOS":[43],"1Cs.":[44],"A":[45],"fundamental":[46,104],"limitation":[47,105],"of":[48,62,93,150,183,189,218],"nonlinearity":[53],"multiply-and-accumulate":[56],"(MAC)":[57],"operation.":[58],"For":[59],"large":[60,67],"values":[61],"MAC":[63,88,161,180,190],"result,":[64,89],"proportional":[66],"discharge":[68,83,185],"current":[69],"through":[70,206],"bitline":[72,94,128],"pushes":[73],"access":[75],"transistors":[76],"into":[77],"linear":[78],"region":[79],"makes":[81,144],"current,":[84],"hence":[86],"nonlinear":[91,165],"function":[92],"voltage":[95,216,224,254],"[1\u20133].":[96],"Recent":[97],"works":[98],"have":[99],"tried":[100],"address":[102],"this":[103],"by":[106,177,246],"applying":[107],"pulsed":[108,142],"input":[109,143,197,212,240],"activations":[110],"[3]":[111],"adding":[113],"capacitors":[114],"bitcell":[117,147,205,249],"[4\u20135]":[118,171],"for":[119],"charge-domain":[120],"computation":[121,136],"which":[122],"much":[124],"lower":[125],"sensitivity":[126],"voltage,":[129],"hence,":[131],"higher":[132],"linearity":[133,173,188],"than":[134],"current-domain":[135,157,175],"traditional":[138],"bitcell.":[140],"While":[141],"each":[145],"linear,":[148],"accumulation":[149,176],"paitial":[151],"products":[152],"still":[154,164,192],"performed":[155],"overall":[160],"result":[162,181],"[3].":[166],"The":[167,210],"capacitive":[168],"improves":[172],"over":[174],"making":[178,222],"independent":[182],"current.":[186],"However,":[187],"limited":[193],"since":[194],"analog":[196,211],"sampled":[199,225],"on":[200,226],"capacitor":[202,228,235],"an":[207],"NMOS":[208,220,234],"switch.":[209],"activation":[213],"modulates":[214],"threshold":[215],"(Vth)":[217],"switch":[221],"nonlinear.":[229],"Vth":[230],"drop":[231],"also":[236],"limits":[237],"maximum":[239],"swing":[241],"can":[243],"be":[244],"handled":[245],"restricts":[251],"supply":[253],"relatively":[256],"values.":[258]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}