{"id":"https://openalex.org/W4376134959","doi":"https://doi.org/10.1109/cicc57935.2023.10121216","title":"A 166F2/bit 0.0136%-Native-BER Physically Unclonable Function Based on Gate-Overhang-Shortened Transistor","display_name":"A 166F2/bit 0.0136%-Native-BER Physically Unclonable Function Based on Gate-Overhang-Shortened Transistor","publication_year":2023,"publication_date":"2023-04-01","ids":{"openalex":"https://openalex.org/W4376134959","doi":"https://doi.org/10.1109/cicc57935.2023.10121216"},"language":"en","primary_location":{"id":"doi:10.1109/cicc57935.2023.10121216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc57935.2023.10121216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038794395","display_name":"Haibiao Zuo","orcid":"https://orcid.org/0000-0002-0103-3723"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Haibiao Zuo","raw_affiliation_strings":["Shenzhen University,Shenzhen,China","Shenzhen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Shenzhen University,Shenzhen,China","institution_ids":["https://openalex.org/I180726961"]},{"raw_affiliation_string":"Shenzhen University, Shenzhen, China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067118020","display_name":"Jiacheng Hao","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiacheng Hao","raw_affiliation_strings":["Shenzhen University,Shenzhen,China","Shenzhen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Shenzhen University,Shenzhen,China","institution_ids":["https://openalex.org/I180726961"]},{"raw_affiliation_string":"Shenzhen University, Shenzhen, China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100852258","display_name":"Jianlin Zhong","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianlin Zhong","raw_affiliation_strings":["Shenzhen University,Shenzhen,China","Shenzhen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Shenzhen University,Shenzhen,China","institution_ids":["https://openalex.org/I180726961"]},{"raw_affiliation_string":"Shenzhen University, Shenzhen, China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065818226","display_name":"Xiaojin Zhao","orcid":"https://orcid.org/0000-0002-9965-3516"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaojin Zhao","raw_affiliation_strings":["Shenzhen University,Shenzhen,China","Shenzhen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Shenzhen University,Shenzhen,China","institution_ids":["https://openalex.org/I180726961"]},{"raw_affiliation_string":"Shenzhen University, Shenzhen, China","institution_ids":["https://openalex.org/I180726961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038794395"],"corresponding_institution_ids":["https://openalex.org/I180726961"],"apc_list":null,"apc_paid":null,"fwci":0.308,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45964196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.7965222597122192},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6562126278877258},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.5793306827545166},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.539010226726532},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4916737675666809},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.47300606966018677},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41934603452682495},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.41336292028427124},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4128870666027069},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4062299430370331},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27946752309799194},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22940638661384583},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20304390788078308},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.15086597204208374}],"concepts":[{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.7965222597122192},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6562126278877258},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.5793306827545166},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.539010226726532},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4916737675666809},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.47300606966018677},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41934603452682495},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.41336292028427124},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4128870666027069},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4062299430370331},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27946752309799194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22940638661384583},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20304390788078308},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.15086597204208374},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc57935.2023.10121216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc57935.2023.10121216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4386278306","https://openalex.org/W2594513438","https://openalex.org/W2010558539","https://openalex.org/W2580259249","https://openalex.org/W3096667951","https://openalex.org/W3038784943","https://openalex.org/W4288068867","https://openalex.org/W102880045","https://openalex.org/W4205934107","https://openalex.org/W4388510194"],"abstract_inverted_index":{"Physically":[0],"unclonable":[1],"function":[2],"(PUF)":[3],"has":[4,86],"been":[5,87,183],"rapidly":[6],"developed":[7],"as":[8],"a":[9,18,104,119,163,200,228,235],"lightweight":[10],"and":[11,39,53],"tamper-evident":[12],"on-chip":[13],"key":[14],"generation":[15],"module":[16],"for":[17],"wide":[19],"range":[20],"of":[21,68,101,107,132,143,162,166,216,237,248,270],"hardware-security-oriented":[22],"applications":[23],"[1]":[24,59,93,148],"\u2013[6].":[25],"Most":[26],"traditional":[27],"PUFs\u2019":[28],"raw":[29,108],"output":[30],"bits,":[31],"which":[32,232],"are":[33],"susceptible":[34],"to":[35,45,63,89,114,117,125,128,185,260,275],"the":[36,65,69,75,98,133,152,160,187,191,207,213,217,254,261,268,276,280],"temporal":[37],"noise":[38],"environmental":[40],"voltage-temperature":[41],"(VT)":[42],"variations,":[43],"need":[44],"be":[46,90,115,224],"well-stabilized":[47],"using":[48,173],"temporal/spatial":[49],"majority":[50],"voting,":[51],"burn-in":[52],"dark":[54,82],"(unstable)":[55,83],"bit":[56,84,120],"masking,":[57],"etc.":[58],"\u2013[5],":[60],"in":[61,147],"order":[62],"alleviate":[64],"design":[66,214],"overhead":[67],"error":[70,121],"correction":[71],"codes":[72],"(ECC)":[73],"at":[74,159,190],"following":[76],"stage.":[77],"Among":[78],"these":[79],"stabilization":[80],"techniques,":[81],"masking":[85,141],"demonstrated":[88],"more":[91],"efficient":[92],"\u2013[4].":[94,137],"However,":[95],"constrained":[96],"by":[97,149,205],"weak":[99],"mismatch":[100,181],"regular":[102],"MOSFETs,":[103],"high":[105,262],"ratio":[106,142],"PUF":[109,202,243],"bits":[110],"(25%$\\sim":[111],"$67%)":[112],"have":[113,182],"discarded":[116],"achieve":[118],"rate":[122],"(BER)":[123],"close":[124],"0%,":[126],"leading":[127],"inferior":[129],"area":[130],"efficiency":[131],"bit-cell":[134,165],"array":[135],"[2]":[136],"A":[138],"relatively":[139],"low":[140,245],"3.64%":[144],"is":[145,203,233,250],"reported":[146,251],"linearly":[150],"amplifying":[151],"presented":[153,204],"hybrid":[154],"PUF\u2019s":[155,188],"in-cell":[156],"mismatch,":[157],"unfortunately,":[158],"expense":[161],"huge":[164],"21675F":[167],"<sup":[168],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[169],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[170],"(10.2$\\cup$m\u00d7":[171],"3.4$\\cup$m)":[172],"40nm":[174],"CMOS.In":[175],"addition,":[176],"non-MOSFET":[177],"devices":[178,258,278],"exhibiting":[179],"larger":[180],"exploited":[184],"improve":[186],"reliability":[189],"very":[192],"first":[193],"entropy":[194],"source":[195],"stage":[196],"[5],":[197,199],"[6].In":[198],"metal-silicon-contact-based":[201],"designing":[206],"contact":[208],"hole":[209],"size":[210],"smaller":[211],"than":[212],"rule":[215],"adopted":[218],"process,":[219],"however,":[220],"sufficient":[221],"randomness":[222],"cannot":[223],"guaranteed":[225],"without":[226],"adding":[227],"two-step":[229],"XOR":[230],"operation,":[231],"intrinsically":[234],"kind":[236],"post-processing-based":[238],"non-physical":[239],"entropy.":[240],"Another":[241],"highly-reliable":[242],"with":[244],"native":[246],"BER":[247],"6x1$0^{-6}$":[249],"based":[252],"on":[253],"emerging":[255],"resistive-random-access-memory":[256],"(RRAM)":[257],"configured":[259],"resistance":[263],"state":[264],"(HRS)":[265],"[6],":[266],"nevertheless,":[267],"necessity":[269],"post-CMOS":[271],"processing":[272],"steps":[273],"dedicated":[274],"RRAM":[277],"makes":[279],"standard-CMOS-based":[281],"low-cost":[282],"implementation":[283],"infeasible.":[284]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}