{"id":"https://openalex.org/W4280579368","doi":"https://doi.org/10.1109/cicc53496.2022.9772856","title":"PVT Tolerant Zero Bit-Error-Rate Physical Unclonable Function Exploiting Hot Carrier Injection Aging in 7nm FinFET Technology","display_name":"PVT Tolerant Zero Bit-Error-Rate Physical Unclonable Function Exploiting Hot Carrier Injection Aging in 7nm FinFET Technology","publication_year":2022,"publication_date":"2022-04-01","ids":{"openalex":"https://openalex.org/W4280579368","doi":"https://doi.org/10.1109/cicc53496.2022.9772856"},"language":"en","primary_location":{"id":"doi:10.1109/cicc53496.2022.9772856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc53496.2022.9772856","pdf_url":null,"source":{"id":"https://openalex.org/S4363608585","display_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112915942","display_name":"Jyothi Velamala","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jyothi Bhaskarr Velamala","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051894122","display_name":"Siang-jhih Sean Wu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Siang-jhih Sean Wu","raw_affiliation_strings":["lntel,Folsom,CA","lntel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"lntel,Folsom,CA","institution_ids":[]},{"raw_affiliation_string":"lntel, Folsom, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011018061","display_name":"Padma Penmatsa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Padma Penmatsa","raw_affiliation_strings":["lntel,Folsom,CA","lntel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"lntel,Folsom,CA","institution_ids":[]},{"raw_affiliation_string":"lntel, Folsom, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102873292","display_name":"Kuan-Yueh James Shen","orcid":"https://orcid.org/0000-0003-2796-2683"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kuan-Yueh James Shen","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111877729","display_name":"David Johnston","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Johnston","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002726527","display_name":"Rachael J. Parker","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rachael Parker","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5112915942"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.8568,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63599596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.8716319799423218},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6313892602920532},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.5461512804031372},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5369247198104858},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5230668187141418},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4858414828777313},{"id":"https://openalex.org/keywords/tamper-resistance","display_name":"Tamper resistance","score":0.4845999479293823},{"id":"https://openalex.org/keywords/authentication","display_name":"Authentication (law)","score":0.46491605043411255},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.4410296678543091},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37136924266815186},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30032598972320557},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2813267409801483},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.227730393409729},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.13042593002319336},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.11259081959724426}],"concepts":[{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.8716319799423218},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6313892602920532},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.5461512804031372},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5369247198104858},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5230668187141418},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4858414828777313},{"id":"https://openalex.org/C19163912","wikidata":"https://www.wikidata.org/wiki/Q7681779","display_name":"Tamper resistance","level":2,"score":0.4845999479293823},{"id":"https://openalex.org/C148417208","wikidata":"https://www.wikidata.org/wiki/Q4825882","display_name":"Authentication (law)","level":2,"score":0.46491605043411255},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.4410296678543091},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37136924266815186},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30032598972320557},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2813267409801483},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.227730393409729},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.13042593002319336},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.11259081959724426}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc53496.2022.9772856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc53496.2022.9772856","pdf_url":null,"source":{"id":"https://openalex.org/S4363608585","display_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W203309928","https://openalex.org/W1533965610","https://openalex.org/W2001067488","https://openalex.org/W2017500042","https://openalex.org/W2140432860","https://openalex.org/W2399463525","https://openalex.org/W3020700138","https://openalex.org/W6654954156"],"related_works":["https://openalex.org/W2775062502","https://openalex.org/W4292862360","https://openalex.org/W2302863414","https://openalex.org/W3083074270","https://openalex.org/W2896245892","https://openalex.org/W2367771963","https://openalex.org/W4382936885","https://openalex.org/W3146337653","https://openalex.org/W4280579368","https://openalex.org/W1585508783"],"abstract_inverted_index":{"Integrated":[0],"circuit":[1],"security":[2,73],"applications":[3],"often":[4],"require":[5],"a":[6,69,90,98,104],"unique":[7],"ID":[8],"on":[9,50],"each":[10],"die":[11],"that":[12],"can":[13],"be":[14],"read":[15],"reliably":[16],"over":[17],"the":[18,21,56],"lifetime":[19],"of":[20,72],"product":[22],"[1].":[23,77],"Physical":[24],"Unclonable":[25],"Functions":[26],"(PUFs)":[27],"are":[28,81],"low-cost":[29],"cryptographic":[30],"primitives":[31],"used":[32],"to":[33,62],"generate":[34],"unique,":[35],"stable,":[36],"and":[37,43,74,96],"secure":[38,44],"IDs":[39],"for":[40],"device":[41],"authentication":[42],"communication":[45],"[2]":[46,95],"[3].":[47],"PUFs":[48],"rely":[49],"random":[51],"process":[52],"variations":[53],"inherent":[54],"in":[55,83],"manufacturing":[57],"flow":[58],"making":[59],"it":[60],"impossible":[61],"predict,":[63],"or":[64],"clone":[65],"chip":[66],"IDs,":[67],"providing":[68],"high":[70],"level":[71],"tamper":[75],"resistance":[76],"1kb":[78],"PUF":[79,93,102],"arrays":[80],"fabricated":[82],"Intel's":[84],"7nm":[85],"FinFET":[86],"technology":[87],"featuring":[88],"(i)":[89],"hybrid-SRAM":[91],"based":[92],"[1]":[94],"(ii)":[97],"new":[99],"NFET":[100],"only":[101],"with":[103],"novel":[105],"stress":[106],"operation":[107],"exploiting":[108],"Hot":[109],"Carrier":[110],"Injection":[111],"(HCI).":[112]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}