{"id":"https://openalex.org/W4280569443","doi":"https://doi.org/10.1109/cicc53496.2022.9772816","title":"A 48dB-SFDR, 43dB-SNDR, 50GS/s 9-bit 2x-interleaved Nyquist DAC in Intel 16","display_name":"A 48dB-SFDR, 43dB-SNDR, 50GS/s 9-bit 2x-interleaved Nyquist DAC in Intel 16","publication_year":2022,"publication_date":"2022-04-01","ids":{"openalex":"https://openalex.org/W4280569443","doi":"https://doi.org/10.1109/cicc53496.2022.9772816"},"language":"en","primary_location":{"id":"doi:10.1109/cicc53496.2022.9772816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc53496.2022.9772816","pdf_url":null,"source":{"id":"https://openalex.org/S4363608585","display_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021788502","display_name":"Hariprasad Chandrakumar","orcid":"https://orcid.org/0000-0003-0758-5534"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hariprasad Chandrakumar","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102808031","display_name":"Thomas W. Brown","orcid":"https://orcid.org/0000-0001-5245-0132"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas W. Brown","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002583154","display_name":"Dimitri Frolov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dimitri Frolov","raw_affiliation_strings":["lntel,Chandler,AZ","lntel, Chandler, AZ"],"affiliations":[{"raw_affiliation_string":"lntel,Chandler,AZ","institution_ids":[]},{"raw_affiliation_string":"lntel, Chandler, AZ","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043454625","display_name":"Zinia Tuli","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zinia Tuli","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111745434","display_name":"Iwen Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Iwen Huang","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021093754","display_name":"Said Rami","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Said Rami","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5021788502"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.6032,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82045866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8717648983001709},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7015880942344666},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6113545298576355},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.576823890209198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5069337487220764},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.5063654184341431},{"id":"https://openalex.org/keywords/nyquist-rate","display_name":"Nyquist rate","score":0.4675283432006836},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45046159625053406},{"id":"https://openalex.org/keywords/nyquist-frequency","display_name":"Nyquist frequency","score":0.4475378692150116},{"id":"https://openalex.org/keywords/nyquist\u2013shannon-sampling-theorem","display_name":"Nyquist\u2013Shannon sampling theorem","score":0.44386571645736694},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4360886812210083},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41020703315734863},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3727872371673584},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3045981526374817},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2624289095401764},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.16529712080955505},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.1617056131362915},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1492590606212616}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8717648983001709},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7015880942344666},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6113545298576355},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.576823890209198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5069337487220764},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.5063654184341431},{"id":"https://openalex.org/C65914096","wikidata":"https://www.wikidata.org/wiki/Q6273772","display_name":"Nyquist rate","level":4,"score":0.4675283432006836},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45046159625053406},{"id":"https://openalex.org/C98273374","wikidata":"https://www.wikidata.org/wiki/Q1501757","display_name":"Nyquist frequency","level":3,"score":0.4475378692150116},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.44386571645736694},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4360886812210083},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41020703315734863},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3727872371673584},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3045981526374817},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2624289095401764},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.16529712080955505},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.1617056131362915},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1492590606212616},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc53496.2022.9772816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc53496.2022.9772816","pdf_url":null,"source":{"id":"https://openalex.org/S4363608585","display_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2009169305","https://openalex.org/W2021714653","https://openalex.org/W2089253234","https://openalex.org/W2147781728","https://openalex.org/W2527490636","https://openalex.org/W2807025533","https://openalex.org/W3003699257","https://openalex.org/W3201430199"],"related_works":["https://openalex.org/W2368043784","https://openalex.org/W1500996803","https://openalex.org/W2058893726","https://openalex.org/W2801332561","https://openalex.org/W1488455774","https://openalex.org/W1570358496","https://openalex.org/W2124861257","https://openalex.org/W3015557210","https://openalex.org/W2096995356","https://openalex.org/W3128645236"],"abstract_inverted_index":{"With":[0],"the":[1,41,65,77,81,84,93,101],"ever-increasing":[2],"demand":[3],"for":[4,100],"higher":[5,13],"throughput":[6],"in":[7,40,110],"communication":[8],"systems,":[9],"data":[10],"converters":[11],"require":[12],"conversion":[14],"rates":[15],"at":[16],"moderate":[17],"resolutions":[18],"(>":[19],"7b)":[20],"while":[21],"remaining":[22],"power":[23,111],"efficient.":[24],"This":[25,71],"work":[26],"presents":[27],"a":[28,35,58,107],"9b,":[29],"50GS/s":[30],"current-steering":[31],"DAC":[32],"that":[33,63],"achieves":[34],"worst":[36],"case":[37],"48.2dBc":[38],"SFDR":[39],"Nyquist":[42],"band.":[43],"A":[44],"dynamically":[45],"boosted":[46],"fast-switching":[47],"current-cell,":[48],"16:1":[49],"serializers":[50],"and":[51,75],"AC-coupled":[52],"coil-less":[53],"CMOS":[54],"clock":[55],"buffers":[56],"enable":[57],"sub-DAC":[59],"rate":[60],"of":[61,80,92],"25GS/s":[62],"reduce":[64],"interleaving":[66],"factor":[67],"to":[68,83,106],"only":[69],"two.":[70],"greatly":[72],"simplifies":[73],"calibration":[74],"limits":[76],"timing-critical":[78],"areas":[79],"system":[82],"final":[85],"2:1":[86],"analog":[87],"multiplexer":[88],"(MUX).":[89],"The":[90],"topology":[91],"current-cell":[94],"also":[95],"enables":[96],"reduced":[97],"supply":[98],"voltage":[99],"digital":[102],"blocks,":[103],"which":[104],"leads":[105],"significant":[108],"reduction":[109],"consumption.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}