{"id":"https://openalex.org/W3161299939","doi":"https://doi.org/10.1109/cicc51472.2021.9431555","title":"A 256Gb/s/mm-shoreline AIB-Compatible 16nm FinFET CMOS Chiplet for 2.5D Integration with Stratix 10 FPGA on EMIB and Tiling on Silicon Interposer","display_name":"A 256Gb/s/mm-shoreline AIB-Compatible 16nm FinFET CMOS Chiplet for 2.5D Integration with Stratix 10 FPGA on EMIB and Tiling on Silicon Interposer","publication_year":2021,"publication_date":"2021-04-01","ids":{"openalex":"https://openalex.org/W3161299939","doi":"https://doi.org/10.1109/cicc51472.2021.9431555","mag":"3161299939"},"language":"en","primary_location":{"id":"doi:10.1109/cicc51472.2021.9431555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc51472.2021.9431555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041944874","display_name":"Chester Liu","orcid":"https://orcid.org/0000-0003-0115-9630"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chester Liu","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050699214","display_name":"Jacob Botimer","orcid":"https://orcid.org/0000-0003-0670-7405"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob Botimer","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038110244","display_name":"Zhengya Zhang","orcid":"https://orcid.org/0000-0001-5963-9018"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhengya Zhang","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041944874"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":1.6254,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.83298314,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.719567596912384},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6803900003433228},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.6069519519805908},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5884210467338562},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5267630815505981},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5190382599830627},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4933294355869293},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4682624936103821},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4415798783302307},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4222587049007416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4128722548484802},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36605048179626465},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3389001190662384},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2758042812347412},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.12808290123939514},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0971916913986206},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.08780312538146973}],"concepts":[{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.719567596912384},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6803900003433228},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.6069519519805908},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5884210467338562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5267630815505981},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5190382599830627},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4933294355869293},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4682624936103821},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4415798783302307},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4222587049007416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4128722548484802},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36605048179626465},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3389001190662384},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2758042812347412},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12808290123939514},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0971916913986206},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.08780312538146973},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc51472.2021.9431555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc51472.2021.9431555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","id":"https://metadata.un.org/sdg/14","score":0.6399999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2205502757","https://openalex.org/W1480508001","https://openalex.org/W2235483886","https://openalex.org/W2097812662","https://openalex.org/W2887648165","https://openalex.org/W2951050202","https://openalex.org/W1576317492"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"an":[3,64,73],"Advanced":[4],"Interface":[5],"Bus":[6],"(AIB)-compatible":[7],"microcontroller":[8],"unit":[9],"(MCU)":[10],"chiplet":[11,18,66],"in":[12],"16nm":[13],"FinFET":[14],"CMOS.":[15],"The":[16,79,90],"MCU":[17,49,65],"consists":[19],"of":[20,47,98],"three":[21],"AIB":[22,80],"channels,":[23],"each":[24],"providing":[25],"20":[26],"Tx":[27],"and":[28,58,88,96],"Rx":[29],"pairs":[30],"to":[31],"support":[32],"80Gb/s/channel":[33],"over":[34,72],"55\u03bcm":[35],"-":[36],"pitch":[37],"microbumps.":[38],"Two":[39],"multi-chip":[40],"modules":[41],"(MCM)":[42],"were":[43],"constructed,":[44],"one":[45],"made":[46,61],"two":[48,91],"chiplets":[50],"integrated":[51],"on":[52],"a":[53,68],"180nm":[54],"passive":[55],"silicon":[56],"interposer,":[57],"the":[59,94],"other":[60],"by":[62],"pairing":[63],"with":[67],"Stratix":[69],"10":[70],"FPGA":[71],"Embedded":[74],"Multi-die":[75],"Interconnect":[76],"Bridge":[77],"(EMIB).":[78],"interface":[81],"provides":[82],"256Gb/s/mm-shoreline,":[83],"consuming":[84],"0.83pJ/b":[85],"at":[86],"0.9V":[87],"1GHz.":[89],"MCMs":[92],"demonstrate":[93],"ease":[95],"versatility":[97],"modular":[99],"2.5D":[100],"integration.":[101]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}