{"id":"https://openalex.org/W3020646731","doi":"https://doi.org/10.1109/cicc48029.2020.9075947","title":"A 32Gb/s NRZ 37dB SerDes in 10nm CMOS to Support PCI Express Gen 5 Protocol","display_name":"A 32Gb/s NRZ 37dB SerDes in 10nm CMOS to Support PCI Express Gen 5 Protocol","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3020646731","doi":"https://doi.org/10.1109/cicc48029.2020.9075947","mag":"3020646731"},"language":"en","primary_location":{"id":"doi:10.1109/cicc48029.2020.9075947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc48029.2020.9075947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081296219","display_name":"Mike Bichan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Mike Bichan","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100295731","display_name":"Clifford Ting","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Clifford Ting","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060890312","display_name":"Bahram Zand","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bahram Zand","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100378601","display_name":"Jing Wang","orcid":"https://orcid.org/0000-0002-8491-4146"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jing Wang","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069567026","display_name":"Ruslana Shulyzki","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ruslana Shulyzki","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101438599","display_name":"James Guthrie","orcid":"https://orcid.org/0000-0001-5192-4244"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"James Guthrie","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026568127","display_name":"Katya Tyshchenko","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Katya Tyshchenko","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113901693","display_name":"Junhong Zhao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Junhong Zhao","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055768815","display_name":"Parsafar Alireza","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alireza Parsafar","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027383715","display_name":"Liu Eric","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eric Liu","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012627350","display_name":"Aynaz Vatankhahghadim","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aynaz Vatankhahghadim","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086328486","display_name":"Shaham Sharifian","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shaham Sharifian","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012616705","display_name":"Tyshchenko Aleksey","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aleksey Tyshchenko","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107868038","display_name":"Michael De Vita","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael De Vita","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068766788","display_name":"Syed Rubab","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Syed Rubab","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084221559","display_name":"S Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sitaraman Iyer","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049095169","display_name":"Fulvio Spagna","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fulvio Spagna","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075882417","display_name":"Noam Dolev","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Noam Dolev","raw_affiliation_strings":["Mixed-Signal IP Group, Intel Corp., Chandler, USA"],"affiliations":[{"raw_affiliation_string":"Mixed-Signal IP Group, Intel Corp., Chandler, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":18,"corresponding_author_ids":["https://openalex.org/A5081296219"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.822,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.72008416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.9311208724975586},{"id":"https://openalex.org/keywords/conventional-pci","display_name":"Conventional PCI","score":0.7027952671051025},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.62684166431427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5813520550727844},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5015320777893066},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.45383480191230774},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40752702951431274},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36285126209259033},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.330823689699173},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3037903308868408},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12722918391227722}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.9311208724975586},{"id":"https://openalex.org/C45393284","wikidata":"https://www.wikidata.org/wiki/Q191012","display_name":"Conventional PCI","level":3,"score":0.7027952671051025},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.62684166431427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5813520550727844},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5015320777893066},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.45383480191230774},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40752702951431274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36285126209259033},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.330823689699173},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3037903308868408},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12722918391227722},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C500558357","wikidata":"https://www.wikidata.org/wiki/Q12152","display_name":"Myocardial infarction","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc48029.2020.9075947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc48029.2020.9075947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1977030506","https://openalex.org/W2291503793","https://openalex.org/W2292839294","https://openalex.org/W2526221912","https://openalex.org/W2787310733","https://openalex.org/W2792054835","https://openalex.org/W2799892855","https://openalex.org/W2921538540","https://openalex.org/W6644600904","https://openalex.org/W6760126547"],"related_works":["https://openalex.org/W1974765181","https://openalex.org/W2072972217","https://openalex.org/W2384704932","https://openalex.org/W2168697878","https://openalex.org/W2336971965","https://openalex.org/W2348004688","https://openalex.org/W2379146222","https://openalex.org/W3022412054","https://openalex.org/W16515434","https://openalex.org/W1973798932"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3],"first":[4],"SerDes":[5],"design":[6],"to":[7,33,67],"demonstrate":[8],"a":[9],"PCI-Express":[10],"5":[11],"link":[12],"with":[13,63,71],"area":[14],"of":[15,24,37],"0.33mm2":[16],"per":[17,22],"lane,":[18],"die":[19],"edge":[20],"usage":[21],"lane":[23],"285":[25],"um,":[26],"dynamic":[27],"junction":[28],"temperature":[29],"range":[30],"from":[31],"-40C":[32],"125C,":[34],"energy":[35],"efficiency":[36],"11.4pJ/bit":[38],"including":[39,45],"PLL":[40],"and":[41,59],"clocking,":[42],"power":[43,46],"management":[44],"gating":[47],"for":[48],"all":[49],"analog":[50],"blocks,":[51],"continuous":[52],"data":[53],"rate":[54],"support":[55],"between":[56],"1-32":[57],"Gb/s,":[58],"supporting":[60],"channel":[61],"topologies":[62],"insertion":[64],"loss":[65],"up":[66],"37dB":[68],"at":[69],"16GHz":[70],"BER":[72],"<;":[73],"1e-12":[74],"in":[75],"10nm":[76],"process":[77],"technology.":[78]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}