{"id":"https://openalex.org/W3018363946","doi":"https://doi.org/10.1109/cicc48029.2020.9075901","title":"Multi-die Integration Using Advanced Packaging Technologies","display_name":"Multi-die Integration Using Advanced Packaging Technologies","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3018363946","doi":"https://doi.org/10.1109/cicc48029.2020.9075901","mag":"3018363946"},"language":"en","primary_location":{"id":"doi:10.1109/cicc48029.2020.9075901","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc48029.2020.9075901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107846377","display_name":"Hyung-Jin Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hyung-Jin Lee","raw_affiliation_strings":["Technology Development, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Technology Development, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088834533","display_name":"Ravi Mahajan","orcid":"https://orcid.org/0000-0003-2562-359X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Mahajan","raw_affiliation_strings":["Assembly and Test Technology Development, Intel Corporation, Chandler, Arizona, USA"],"affiliations":[{"raw_affiliation_string":"Assembly and Test Technology Development, Intel Corporation, Chandler, Arizona, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088477949","display_name":"Farhana Sheikh","orcid":"https://orcid.org/0000-0001-5078-0816"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farhana Sheikh","raw_affiliation_strings":["Programmable Solutions Group, Intel Corporation, Hillsboro, Oregon and San Jose, California, USA"],"affiliations":[{"raw_affiliation_string":"Programmable Solutions Group, Intel Corporation, Hillsboro, Oregon and San Jose, California, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040314189","display_name":"Ramune Nagisetty","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramune Nagisetty","raw_affiliation_strings":["Technology Development, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Technology Development, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011547683","display_name":"Manish Deo","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Manish Deo","raw_affiliation_strings":["Programmable Solutions Group, Intel Corporation, Hillsboro, Oregon and San Jose, California, USA"],"affiliations":[{"raw_affiliation_string":"Programmable Solutions Group, Intel Corporation, Hillsboro, Oregon and San Jose, California, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5107846377"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.2811,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.88428784,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6657662987709045},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.65733802318573},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5805712938308716},{"id":"https://openalex.org/keywords/system-integration","display_name":"System integration","score":0.5051127076148987},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37955421209335327},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.370200514793396},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.36673504114151},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3526564836502075},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25978273153305054},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2495015263557434}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6657662987709045},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.65733802318573},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5805712938308716},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.5051127076148987},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37955421209335327},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.370200514793396},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.36673504114151},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3526564836502075},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25978273153305054},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2495015263557434}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc48029.2020.9075901","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc48029.2020.9075901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2006267100","https://openalex.org/W2025516544","https://openalex.org/W2518432791","https://openalex.org/W2592428089","https://openalex.org/W2665032305","https://openalex.org/W2786278916","https://openalex.org/W2793528983","https://openalex.org/W2793566101","https://openalex.org/W2913402275","https://openalex.org/W2914643564","https://openalex.org/W2914770420","https://openalex.org/W2965096498","https://openalex.org/W2976911658","https://openalex.org/W3005533578","https://openalex.org/W3005962614","https://openalex.org/W3006157302","https://openalex.org/W3203992401","https://openalex.org/W6656594533","https://openalex.org/W6766741832"],"related_works":["https://openalex.org/W4212950458","https://openalex.org/W2073399950","https://openalex.org/W3167995501","https://openalex.org/W2099425616","https://openalex.org/W229119946","https://openalex.org/W2141672647","https://openalex.org/W2350915311","https://openalex.org/W2069599135","https://openalex.org/W1991506854","https://openalex.org/W97361410"],"abstract_inverted_index":{"This":[0],"paper":[1,39],"presents":[2,41],"a":[3,65,72],"review":[4,66],"of":[5,22,44,49,67],"2-D":[6,75],"and":[7,12,47,52,54,76,80,107,119],"3-D":[8,77],"multi-die":[9,16,68,78,93],"integration":[10,69,79,102],"technologies":[11,70],"focuses":[13],"on":[14],"on-package":[15,74],"co-integration":[17],"to":[18,103,114],"create":[19,104],"new":[20,56,92,105],"types":[21],"system":[23,100],"platforms.":[24],"These":[25],"dice":[26],"may":[27,29],"or":[28],"not":[30],"be":[31,112],"implemented":[32],"in":[33,99],"the":[34,42,63],"same":[35],"technology":[36],"process.":[37],"The":[38],"first":[40],"challenges":[43],"process":[45,81],"scaling":[46],"coexistence":[48],"logic,":[50],"IO,":[51],"RF,":[53],"discusses":[55],"system/platform":[57],"requirements":[58],"from":[59],"emerging":[60],"applications.":[61],"Following":[62],"motivation,":[64],"with":[71],"focus":[73],"enhancements":[82],"for":[83],"its":[84],"support":[85],"is":[86],"provided.":[87],"Finally,":[88],"we":[89],"present":[90],"three":[91],"platforms":[94],"which":[95,110],"embody":[96],"recent":[97],"innovations":[98],"platform":[101],"FPGA":[106],"CPU":[108],"architectures":[109],"can":[111],"used":[113],"efficiently":[115],"implement":[116],"AI,":[117],"HPC,":[118],"machine":[120],"learning":[121],"algorithms.":[122]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":12},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":5}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}