{"id":"https://openalex.org/W2965629740","doi":"https://doi.org/10.1109/cicc.2019.8780340","title":"A 1.5pJ/bit, 5-to-10Gbps Forwarded-Clock I/O with Per-Lane Clock De-Skew in a Low Power 28nm CMOS Process","display_name":"A 1.5pJ/bit, 5-to-10Gbps Forwarded-Clock I/O with Per-Lane Clock De-Skew in a Low Power 28nm CMOS Process","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2965629740","doi":"https://doi.org/10.1109/cicc.2019.8780340","mag":"2965629740"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2019.8780340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2019.8780340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102898765","display_name":"Anup Jose","orcid":"https://orcid.org/0000-0003-1036-1099"},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anup Jose","raw_affiliation_strings":["Samsung Semiconductor Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056853201","display_name":"Valentin Abramzon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valentin Abramzon","raw_affiliation_strings":["Samsung Semiconductor Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034478174","display_name":"Mohamed Elzeftawi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohamed Elzeftawi","raw_affiliation_strings":["Samsung Semiconductor Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101694733","display_name":"M. Wang","orcid":"https://orcid.org/0000-0002-4713-9646"},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Wang","raw_affiliation_strings":["Samsung Semiconductor Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047420623","display_name":"Kyunglok Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kyunglok Kim","raw_affiliation_strings":["Samsung Semiconductor Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101826472","display_name":"Younghoon Song","orcid":"https://orcid.org/0000-0002-5480-2637"},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Younghoon Song","raw_affiliation_strings":["Samsung Semiconductor Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058445787","display_name":"Shiva Moballegh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shiva Moballegh","raw_affiliation_strings":["Samsung Semiconductor Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067329687","display_name":"Jalil Kamali","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jalil Kamali","raw_affiliation_strings":["Samsung Semiconductor Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012382547","display_name":"Amir Amirkhany","orcid":"https://orcid.org/0000-0002-4377-6947"},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amir Amirkhany","raw_affiliation_strings":["Samsung Semiconductor Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5102898765"],"corresponding_institution_ids":["https://openalex.org/I4210101778"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06694204,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7528705596923828},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6187278032302856},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5612211227416992},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5567598938941956},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5402426719665527},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5038058161735535},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.48901399970054626},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41083985567092896},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.38220247626304626},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3529726564884186},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3048505187034607},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27349916100502014},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.188189297914505},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14080587029457092}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7528705596923828},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6187278032302856},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5612211227416992},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5567598938941956},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5402426719665527},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5038058161735535},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.48901399970054626},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41083985567092896},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.38220247626304626},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3529726564884186},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3048505187034607},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27349916100502014},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.188189297914505},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14080587029457092}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2019.8780340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2019.8780340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7400000095367432}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1982388664","https://openalex.org/W1984167380","https://openalex.org/W2094060435","https://openalex.org/W3144013075"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W3006003651","https://openalex.org/W2174922170","https://openalex.org/W2040807843","https://openalex.org/W2052455055","https://openalex.org/W2169622190","https://openalex.org/W2133326759","https://openalex.org/W2001020839","https://openalex.org/W2559451387","https://openalex.org/W4249038728"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,30,35,59,65,70,78],"5\u201310Gbps":[4],"forwarded-clock":[5,23],"interface":[6],"with":[7,44],"per-lane":[8],"clock":[9,33],"de-skew":[10],"utilizing":[11],"novel":[13],"IQ-generation":[14],"(IQ-gen)":[15],"circuit":[16],"as":[17,93],"the":[18,22],"RX":[19],"front-end":[20],"of":[21,73],"path.":[24],"The":[25,52,84],"IQ-gen,":[26],"used":[27],"to":[28],"restore":[29],"250mV-pp":[31],"TX":[32,54],"over":[34],"14dB-loss":[36],"channel,":[37],"generates":[38],"I/Q":[39],"clocks":[40],"suitable":[41],"for":[42,77],"phase-interpolation":[43],"$<":[45,80],"1$%":[46],"IQ":[47],"phase-error":[48],"and":[49,55,69],"50mVpp":[50],"sensitivity.":[51],"prototype":[53],"RX,":[56],"fabricated":[57],"in":[58],"28nm":[60],"LP":[61],"CMOS":[62],"process,":[63],"achieve":[64],"0.32UI":[66],"timing":[67],"margin":[68],"power":[71],"efficiency":[72],"1.5pJ/bit":[74],"at":[75],"10Gbps":[76],"BER":[79],"1\\mathrm":[81],"{e}":[82],"-12$.":[83],"proposed":[85],"architecture":[86],"is":[87],"targeted":[88],"towards":[89],"display":[90],"interfaces":[91],"such":[92],"MIPI":[94],"D-PHY.":[95]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}