{"id":"https://openalex.org/W2964701590","doi":"https://doi.org/10.1109/cicc.2019.8780206","title":"A 2.4-GHz \u0394\u03a3 Fractional-N Synthesizer with Space-Time Averaging for Noise Reduction","display_name":"A 2.4-GHz \u0394\u03a3 Fractional-N Synthesizer with Space-Time Averaging for Noise Reduction","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2964701590","doi":"https://doi.org/10.1109/cicc.2019.8780206","mag":"2964701590"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2019.8780206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2019.8780206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004439335","display_name":"Yanlong Zhang","orcid":"https://orcid.org/0000-0002-8717-3160"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanlong Zhang","raw_affiliation_strings":["Xidian University, Xi\u2019an, Shaanxi, China","Xidian University, Xi'an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005496543","display_name":"Arindam Sanyal","orcid":"https://orcid.org/0000-0003-4045-6291"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arindam Sanyal","raw_affiliation_strings":["State University of New York at Buffalo, Buffalo, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State University of New York at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102719428","display_name":"Xing Quan","orcid":"https://orcid.org/0000-0002-6558-0718"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xing Quan","raw_affiliation_strings":["Xidian University, Xi\u2019an, Shaanxi, China","Xidian University, Xi'an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012721846","display_name":"Kailin Wen","orcid":"https://orcid.org/0000-0002-3373-2561"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kailin Wen","raw_affiliation_strings":["Xidian University, Xi\u2019an, Shaanxi, China","Xidian University, Xi'an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066653944","display_name":"Xiyuan Tang","orcid":"https://orcid.org/0000-0003-2181-9042"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiyuan Tang","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059541491","display_name":"Gang Jin","orcid":"https://orcid.org/0000-0002-6719-7755"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Jin","raw_affiliation_strings":["Xidian University, Xi\u2019an, Shaanxi, China","Xidian University, Xi'an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043300709","display_name":"Li Geng","orcid":"https://orcid.org/0000-0003-4002-9281"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Geng","raw_affiliation_strings":["School of Electronic and Information Engineering, Xi\u2019an Jiaotong University, Xi\u2019an, Shaanxi, China","School of Electronic and Information Engineering, Xi'an Jiaotong University, Xi'an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Xi\u2019an Jiaotong University, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"School of Electronic and Information Engineering, Xi'an Jiaotong University, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070329670","display_name":"Nan Sun","orcid":"https://orcid.org/0000-0002-5536-8385"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nan Sun","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"38","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.647432804107666},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.6074426174163818},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5954782962799072},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5658742189407349},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5339943766593933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.519991934299469},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48529428243637085},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.4847654700279236},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4514169692993164},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.42326828837394714},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.42074787616729736},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42020222544670105},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.32030969858169556},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2793862819671631},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1938968002796173}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.647432804107666},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.6074426174163818},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5954782962799072},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5658742189407349},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5339943766593933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.519991934299469},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48529428243637085},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4847654700279236},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4514169692993164},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.42326828837394714},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.42074787616729736},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42020222544670105},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.32030969858169556},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2793862819671631},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1938968002796173},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2019.8780206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2019.8780206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1965174157","https://openalex.org/W1984840439","https://openalex.org/W1991121038","https://openalex.org/W1997471012","https://openalex.org/W2033675564","https://openalex.org/W2058875482","https://openalex.org/W2120258930","https://openalex.org/W2319202377","https://openalex.org/W2565598671","https://openalex.org/W2593739328","https://openalex.org/W3081957224","https://openalex.org/W4285719527","https://openalex.org/W6647935087","https://openalex.org/W6677934602"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2376421545","https://openalex.org/W2374761771","https://openalex.org/W2354027044","https://openalex.org/W2359366503","https://openalex.org/W2351326249"],"abstract_inverted_index":{"This":[0,23],"paper":[1],"presents":[2],"a":[3,43,64,153],"highly":[4],"digital":[5],"technique":[6],"that":[7,97,138],"can":[8],"significantly":[9],"reduce":[10],"the":[11,52,57,92,98,120],"quantization":[12],"noise":[13,100],"of":[14,30,155],"fractional-":[15,66],"N":[16,67],"phase-locked":[17],"loops":[18],"(PLLs)":[19],"at":[20,101,139],"all":[21],"frequencies.":[22],"is":[24,70,81,128],"achieved":[25,82],"by":[26,111],"using":[27],"an":[28],"array":[29],"dividers":[31],"to":[32,50,90,119,133,152],"realize":[33],"spatial":[34,79],"averaging.":[35],"A":[36],"fractional":[37],"$\\Delta":[38],"\\Sigma$":[39],"modulator":[40],"(DSM)":[41],"and":[42,87,104,114],"data-weighted":[44],"averaging":[45,80],"(DWA)":[46],"module":[47],"are":[48,109],"used":[49],"generate":[51],"vector":[53],"division":[54],"ratio":[55],"for":[56],"divider":[58,86],"array.":[59],"Based":[60],"on":[61],"this":[62],"technique,":[63],"2.4-GHz":[65],"frequency":[68,107],"synthesizer":[69,144],"implemented":[71],"in":[72,77,149],"40":[73],"nm":[74],"CMOS":[75],"process,":[76],"which":[78],"with":[83],"only":[84,146],"one":[85],"phase":[88,99],"selection":[89],"lower":[91],"power.":[93],"Measurement":[94],"results":[95],"show":[96],"1":[102],"MHz":[103,106],"10":[105],"offsets":[108],"improved":[110],"8":[112],"dB":[113],"20":[115],"dB,":[116],"respectively,":[117],"compared":[118],"conventional":[121],"architecture.":[122],"The":[123,142],"output":[124],"root-mean-square":[125],"(rms)":[126],"jitter":[127],"reduced":[129],"from":[130],"10.4":[131],"ps":[132],"3.1":[134],"ps,":[135],"same":[136],"as":[137],"integer":[140],"mode.":[141],"proposed":[143],"consumes":[145],"4.9":[147],"mW":[148],"total,":[150],"leading":[151],"FoM":[154],"-223.3":[156],"dB.":[157]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}