{"id":"https://openalex.org/W2965214385","doi":"https://doi.org/10.1109/cicc.2019.8780155","title":"BSIM-BULK: Accurate Compact Model for Analog and RF Circuit Design","display_name":"BSIM-BULK: Accurate Compact Model for Analog and RF Circuit Design","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2965214385","doi":"https://doi.org/10.1109/cicc.2019.8780155","mag":"2965214385"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2019.8780155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2019.8780155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102713157","display_name":"Chetan Gupta","orcid":"https://orcid.org/0000-0002-4526-1752"},"institutions":[{"id":"https://openalex.org/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https://ror.org/05pjsgx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I94234084"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Chetan Gupta","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Kanpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Kanpur, India","institution_ids":["https://openalex.org/I94234084"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030116969","display_name":"Ravi Goel","orcid":"https://orcid.org/0000-0003-1921-8221"},"institutions":[{"id":"https://openalex.org/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https://ror.org/05pjsgx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I94234084"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ravi Goel","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Kanpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Kanpur, India","institution_ids":["https://openalex.org/I94234084"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064552337","display_name":"Harshit Agarwal","orcid":"https://orcid.org/0000-0003-4200-5654"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harshit Agarwal","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058605789","display_name":"Chenming Hu","orcid":"https://orcid.org/0000-0003-0836-6296"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenming Hu","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077371510","display_name":"Yogesh Singh Chauhan","orcid":"https://orcid.org/0000-0002-3356-8917"},"institutions":[{"id":"https://openalex.org/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https://ror.org/05pjsgx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I94234084"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Yogesh Singh Chauhan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Kanpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Kanpur, India","institution_ids":["https://openalex.org/I94234084"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102713157"],"corresponding_institution_ids":["https://openalex.org/I94234084"],"apc_list":null,"apc_paid":null,"fwci":1.0839,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.78135641,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5142342448234558},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.5117599964141846},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4452131688594818},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.43847498297691345},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3661934435367584},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21532317996025085},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1427271068096161}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5142342448234558},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.5117599964141846},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4452131688594818},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.43847498297691345},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3661934435367584},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21532317996025085},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1427271068096161}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2019.8780155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2019.8780155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1965580273","https://openalex.org/W2020689670","https://openalex.org/W2020790719","https://openalex.org/W2034276882","https://openalex.org/W2040659812","https://openalex.org/W2063962824","https://openalex.org/W2108953496","https://openalex.org/W2138007544","https://openalex.org/W2156524195","https://openalex.org/W2157087401","https://openalex.org/W2168760265","https://openalex.org/W2328727053","https://openalex.org/W2568720481","https://openalex.org/W2593093705","https://openalex.org/W2704910613","https://openalex.org/W2765319647","https://openalex.org/W2766234725","https://openalex.org/W2884248788","https://openalex.org/W2888321592","https://openalex.org/W2900620004","https://openalex.org/W2907310917","https://openalex.org/W6756623825"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"In":[0,71],"this":[1],"work,":[2],"we":[3],"present":[4],"the":[5,11,20,37,51,76,116,136,141],"recent":[6],"and":[7,45,56,62,68,82,96,148,161,179],"upcoming":[8],"enhancements":[9,169],"of":[10,43,176],"industry":[12],"standard":[13],"BSIM-BULK":[14,18],"(formerly":[15],"BSIM6)":[16],"model.":[17],"is":[19,34,98],"latest":[21],"body":[22],"referenced":[23],"compact":[24],"model":[25,49,77,88,131],"for":[26,40,54,66,79,89,132],"bulk":[27,90],"MOSFETs":[28],"having":[29],"a":[30],"unified":[31],"core,":[32],"which":[33],"developed":[35],"by":[36],"BSIM":[38],"group":[39],"accurate":[41,64],"design":[42],"analog":[44,69],"RF":[46,67],"circuits.":[47],"The":[48],"satisfies":[50],"symmetry":[52],"test":[53],"DC":[55],"AC,":[57],"correctly":[58],"predicts":[59],"harmonic":[60],"slope,":[61],"exhibits":[63],"results":[65],"simulations.":[70],"order":[72],"to":[73,106,134,140,173],"further":[74],"improve":[75],"accuracy":[78],"transconductance":[80],"$(g_{m})$":[81],"output":[83],"conductance":[84],"$(g_{ds})$,":[85],"an":[86],"analytical":[87],"charge":[91],"effect,":[92],"in":[93,124],"both":[94],"current":[95,114,122],"capacitance,":[97],"implemented.":[99],"Several":[100],"other":[101],"advanced":[102],"models":[103],"are":[104],"added":[105],"capture":[107,135],"real":[108],"device":[109],"physics.":[110],"These":[111],"include:":[112],"parasitic":[113],"at":[115],"shallow":[117],"trench":[118],"isolation":[119],"edges;":[120],"leakage":[121],"components":[123],"zero":[125],"threshold":[126],"voltage":[127],"native":[128],"devices;":[129],"new":[130],"NQS":[133,137],"effects":[138],"up":[139],"millimeter":[142],"wave":[143],"regime;":[144],"self":[145],"heating":[146],"effect;":[147],"heavily":[149],"halo":[150],"implanted":[151],"MOSFET\u2019s":[152],"anomalous":[153],"g":[154],"<inf":[155,163],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[156,164],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</inf>":[157],",":[158],"flicker":[159],"noise":[160],"I":[162],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DS</inf>":[165],"mismatch.":[166],"All":[167],"these":[168],"have":[170],"been":[171],"implemented":[172],"high":[174],"standards":[175],"computational":[177],"efficiency":[178],"robustness.":[180]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3}],"updated_date":"2026-03-05T09:29:38.588285","created_date":"2025-10-10T00:00:00"}