{"id":"https://openalex.org/W2800355347","doi":"https://doi.org/10.1109/cicc.2018.8357093","title":"A 350-mV, under-200-ppm allan deviation floor gate-leakage-based timer using an amplifier-less replica-bias switching technique in 55-nm DDC CMOS","display_name":"A 350-mV, under-200-ppm allan deviation floor gate-leakage-based timer using an amplifier-less replica-bias switching technique in 55-nm DDC CMOS","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2800355347","doi":"https://doi.org/10.1109/cicc.2018.8357093","mag":"2800355347"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2018.8357093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2018.8357093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044148031","display_name":"Atsuki Kobayashi","orcid":"https://orcid.org/0000-0002-3279-4007"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Atsuki Kobayashi","raw_affiliation_strings":["Department of Electronics, Nagoya University, Nagoya, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080365891","display_name":"Yuya Nishio","orcid":"https://orcid.org/0000-0002-0028-5507"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuya Nishio","raw_affiliation_strings":["Department of Electronics, Nagoya University, Nagoya, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056883187","display_name":"Kenya Hayashi","orcid":"https://orcid.org/0000-0001-8421-7458"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenya Hayashi","raw_affiliation_strings":["Department of Electronics, Nagoya University, Nagoya, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113597559","display_name":"Kazuo Nakazato","orcid":null},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuo Nakazato","raw_affiliation_strings":["Department of Electronics, Nagoya University, Nagoya, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056677721","display_name":"Kiichi Niitsu","orcid":"https://orcid.org/0000-0002-3813-3955"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kiichi Niitsu","raw_affiliation_strings":["Department of Electronics, Nagoya University, Nagoya, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5044148031"],"corresponding_institution_ids":["https://openalex.org/I60134161"],"apc_list":null,"apc_paid":null,"fwci":0.6537,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.66270101,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timer","display_name":"Timer","score":0.7520531415939331},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6426271796226501},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6307408809661865},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5592470169067383},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5568611025810242},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5355261564254761},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4948815703392029},{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.4783453643321991},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.4632711410522461},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4426661431789398},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.41739949584007263},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3995404839515686},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3843575417995453},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37004798650741577},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35075512528419495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28244954347610474},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2172713279724121},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.14019045233726501}],"concepts":[{"id":"https://openalex.org/C2776633867","wikidata":"https://www.wikidata.org/wiki/Q186612","display_name":"Timer","level":3,"score":0.7520531415939331},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6426271796226501},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6307408809661865},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5592470169067383},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5568611025810242},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5355261564254761},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4948815703392029},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.4783453643321991},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.4632711410522461},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4426661431789398},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.41739949584007263},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3995404839515686},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3843575417995453},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37004798650741577},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35075512528419495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28244954347610474},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2172713279724121},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.14019045233726501},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2018.8357093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2018.8357093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1973359205","https://openalex.org/W2008311222","https://openalex.org/W2012448638","https://openalex.org/W2056420692","https://openalex.org/W2100970092","https://openalex.org/W2107631278","https://openalex.org/W2396389654"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W1811213809","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,41,115,122,126],"gate-leakage-based":[4],"timer":[5,63],"using":[6],"an":[7,108],"amplifier-less":[8,53],"replica-bias":[9,54],"switching":[10,55],"technique":[11,56],"that":[12,35],"can":[13],"realize":[14],"stable":[15,26],"and":[16,72,133],"low-voltage":[17,59],"operation":[18,60],"with":[19,46,121],"logic":[20],"circuits":[21],"based":[22],"architecture.":[23],"To":[24],"generate":[25],"oscillation":[27],"frequency":[28],"in":[29,99,125],"low":[30],"power":[31],"operation,":[32],"the":[33,37,58,62,66,70,74,77,93],"topology":[34],"discharges":[36],"pre-charged":[38],"capacitor":[39,45,71],"via":[40],"gate":[42],"leaking":[43],"MOS":[44],"low-leakage":[47],"switch":[48,78],"is":[49,86],"employed.":[50],"The":[51,82,95],"proposed":[52],"enables":[57],"of":[61,69,92,111,118],"by":[64],"tracking":[65],"discharging":[67],"node":[68],"minimizing":[73],"leakages":[75],"through":[76],"without":[79],"analog":[80],"circuits.":[81],"native":[83],"NMOS":[84],"header":[85],"implemented":[87],"to":[88],"reduce":[89],"supply":[90,116],"sensitivity":[91],"timer.":[94],"test":[96],"chip":[97],"fabricated":[98],"55-nm":[100],"deeply":[101],"depleted":[102],"channel":[103],"(DDC)":[104],"CMOS":[105],"technology":[106],"achieves":[107],"energy":[109],"efficiency":[110],"25":[112],"pJ/cycle":[113],"at":[114],"voltage":[117],"350":[119],"mV":[120],"body":[123],"bias":[124],"0.0022":[127],"mm":[128],"<sup":[129],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[130],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[131],"area,":[132],"200-ppm":[134],"Allan":[135],"deviation":[136],"floor.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}