{"id":"https://openalex.org/W2739661845","doi":"https://doi.org/10.1109/cicc.2017.7993651","title":"Design of tunable digital delay cells","display_name":"Design of tunable digital delay cells","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2739661845","doi":"https://doi.org/10.1109/cicc.2017.7993651","mag":"2739661845"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2017.7993651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2017.7993651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106172262","display_name":"Yu Chen","orcid":"https://orcid.org/0000-0001-9926-2518"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yu Chen","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002575415","display_name":"Rajit Manohar","orcid":"https://orcid.org/0000-0001-8211-6602"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajit Manohar","raw_affiliation_strings":["Electrical and Computer Engineering, Cornell University, New York, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Cornell University, New York, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056549524","display_name":"Y. Tsividis","orcid":"https://orcid.org/0000-0002-7775-7218"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yannis Tsividis","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5106172262"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":0.5734,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.69357566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.955905020236969},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7325279116630554},{"id":"https://openalex.org/keywords/standard-deviation","display_name":"Standard deviation","score":0.6192100048065186},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5988302826881409},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5838898420333862},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5646311640739441},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49449583888053894},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4509737193584442},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2524222135543823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15391728281974792},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14767670631408691}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.955905020236969},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7325279116630554},{"id":"https://openalex.org/C22679943","wikidata":"https://www.wikidata.org/wiki/Q159375","display_name":"Standard deviation","level":2,"score":0.6192100048065186},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5988302826881409},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5838898420333862},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5646311640739441},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49449583888053894},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4509737193584442},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2524222135543823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15391728281974792},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14767670631408691},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2017.7993651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2017.7993651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1483634309","https://openalex.org/W1518361573","https://openalex.org/W1533614470","https://openalex.org/W1977940599","https://openalex.org/W2002519749","https://openalex.org/W2024688528","https://openalex.org/W2060662610","https://openalex.org/W2105980164","https://openalex.org/W2107292647","https://openalex.org/W2161723991","https://openalex.org/W6628909799","https://openalex.org/W6630878755"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W4321068651","https://openalex.org/W2389800961","https://openalex.org/W1995389502"],"abstract_inverted_index":{"This":[0],"work":[1],"discusses":[2],"design":[3],"considerations":[4],"for":[5],"implementing":[6],"widely":[7],"tunable":[8],"delay":[9,30],"cells":[10],"with":[11,52],"good":[12],"matching":[13,54],"properties,":[14],"low":[15],"jitter,":[16],"and":[17,33,59],"robust":[18],"communication":[19],"to":[20,49],"adjacent":[21],"circuits.":[22],"Previously":[23],"unreported":[24],"effects":[25],"that":[26],"result":[27],"in":[28],"signal-dependent":[29],"are":[31],"discussed":[32],"eliminated.":[34],"A":[35],"1.2":[36],"V":[37],"65":[38],"nm":[39],"CMOS":[40],"prototype":[41],"achieves":[42],"a":[43,53,60],"tunability":[44],"range":[45],"from":[46],"5":[47],"ns":[48],"10":[50],"\u03bcs,":[51],"standard":[55,62],"deviation":[56,63],"of":[57,64],"2.3%":[58],"jitter":[61],"0.065%.":[65]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}