{"id":"https://openalex.org/W2173091204","doi":"https://doi.org/10.1109/cicc.2015.7338418","title":"Timing in-situ monitors: Implementation strategy and applications results","display_name":"Timing in-situ monitors: Implementation strategy and applications results","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2173091204","doi":"https://doi.org/10.1109/cicc.2015.7338418","mag":"2173091204"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2015.7338418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2015.7338418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008180230","display_name":"A. Benhassain","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Benhassain","raw_affiliation_strings":["STMicroelectronics Technology R&D, Crolles, France","TIMA 46, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology R&D, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"TIMA 46, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063370961","display_name":"F. Cacho","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Cacho","raw_affiliation_strings":["STMicroelectronics Technology R&D, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology R&D, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":null,"display_name":"V. Huard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"V. Huard","raw_affiliation_strings":["STMicroelectronics Technology R&D, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology R&D, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048156987","display_name":"M. Saliva","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Saliva","raw_affiliation_strings":["STMicroelectronics Technology R&D, Crolles, France","TIMA 46, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology R&D, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"TIMA 46, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053835664","display_name":"Lorena Anghel","orcid":"https://orcid.org/0000-0001-9569-0072"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Anghel","raw_affiliation_strings":["TIMA 46, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA 46, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":null,"display_name":"C. Parthasarathy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. Parthasarathy","raw_affiliation_strings":["STMicroelectronics Technology R&D, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology R&D, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024650359","display_name":"Anu Jain","orcid":"https://orcid.org/0000-0001-8070-1701"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Jain","raw_affiliation_strings":["STMicroelectronics Technology R&D, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology R&D, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010826190","display_name":"F. Giner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Giner","raw_affiliation_strings":["STMicroelectronics Technology R&D, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology R&D, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7058,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.94419427,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6170406341552734},{"id":"https://openalex.org/keywords/in-situ","display_name":"In situ","score":0.49709275364875793}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6170406341552734},{"id":"https://openalex.org/C2777822432","wikidata":"https://www.wikidata.org/wiki/Q216681","display_name":"In situ","level":2,"score":0.49709275364875793},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2015.7338418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2015.7338418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01474805v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01474805","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Custom Integrated Circuits Conference (ICICC'16), Sep 2015, San Jose, CA, United States","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1596944167","https://openalex.org/W1966986741","https://openalex.org/W2102587899","https://openalex.org/W2156667996","https://openalex.org/W4249020130","https://openalex.org/W6671064731","https://openalex.org/W6675364212","https://openalex.org/W6682165497"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2130043461","https://openalex.org/W2530322880"],"abstract_inverted_index":{"In-situ":[0],"monitor":[1],"is":[2,38],"a":[3,32],"promising":[4],"strategy":[5],"to":[6,11,16],"measure":[7],"timing":[8,18],"slacks":[9],"and":[10,47],"provide":[12],"pre-error":[13],"warning":[14],"prior":[15],"any":[17],"violation.":[19],"In":[20],"this":[21],"work,":[22],"we":[23],"demonstrate":[24],"that":[25],"the":[26],"usage":[27],"of":[28,35],"in-situ":[29],"monitors":[30],"with":[31],"feedback":[33],"loop":[34],"voltage":[36],"regulation":[37],"suitable":[39],"for":[40],"process":[41],"compensation,":[42],"multiples":[43],"OPP":[44],"modes,":[45],"temperature":[46],"ageing":[48],"compensation.":[49]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}