{"id":"https://openalex.org/W2175846205","doi":"https://doi.org/10.1109/cicc.2015.7338376","title":"A 4mW wide bandwidth ring-based fractional-n DPLL with 1.9ps&lt;inf&gt;rms&lt;/inf&gt; integrated-jitter","display_name":"A 4mW wide bandwidth ring-based fractional-n DPLL with 1.9ps&lt;inf&gt;rms&lt;/inf&gt; integrated-jitter","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2175846205","doi":"https://doi.org/10.1109/cicc.2015.7338376","mag":"2175846205"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2015.7338376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2015.7338376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045287571","display_name":"Ahmed Elkholy","orcid":"https://orcid.org/0000-0002-3252-8585"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ahmed Elkholy","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014971774","display_name":"Saurabh Saxena","orcid":"https://orcid.org/0000-0001-5592-054X"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saurabh Saxena","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014466863","display_name":"Romesh Kumar Nandwana","orcid":"https://orcid.org/0000-0003-0339-5792"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Romesh Kumar Nandwana","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087380109","display_name":"Amr Elshazly","orcid":"https://orcid.org/0000-0002-0628-9138"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amr Elshazly","raw_affiliation_strings":["Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086888499","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-3456-2082"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Hanumolu","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045287571"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.07976655,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8801171183586121},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.7593384981155396},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7309573292732239},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6236504316329956},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6099607944488525},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6075646877288818},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.56728196144104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4826098680496216},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4435206353664398},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4193258583545685},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4089268743991852},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.37935101985931396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2289762794971466},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16177529096603394},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15671592950820923}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8801171183586121},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.7593384981155396},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7309573292732239},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6236504316329956},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6099607944488525},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6075646877288818},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.56728196144104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4826098680496216},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4435206353664398},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4193258583545685},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4089268743991852},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.37935101985931396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2289762794971466},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16177529096603394},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15671592950820923},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2015.7338376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2015.7338376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2022512492","https://openalex.org/W2055913428","https://openalex.org/W2057579915","https://openalex.org/W2084208879","https://openalex.org/W2090963250","https://openalex.org/W2106406109","https://openalex.org/W2108458508","https://openalex.org/W2120500930","https://openalex.org/W2122931553","https://openalex.org/W3142120744"],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W1994021281","https://openalex.org/W2103754166","https://openalex.org/W2043945969","https://openalex.org/W2139484866","https://openalex.org/W2082469970","https://openalex.org/W2058003010"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,48,88],"ring":[4],"oscillator":[5],"based":[6],"fractional-N":[7],"DPLL":[8],"that":[9],"achieves":[10,55,81],"low":[11],"jitter":[12,60],"by":[13],"extending":[14],"bandwidth":[15,83],"using":[16,87],"noise":[17,36,69],"cancellation":[18],"techniques":[19],"is":[20,28,70,94,97],"presented.":[21],"A":[22],"dual-path":[23],"digital":[24],"loop":[25],"filter":[26],"architecture":[27],"employed":[29],"to":[30,85],"resolve":[31],"the":[32,43],"\u0394\u03a3":[33],"DAC":[34],"quantization":[35],"challenge.":[37],"Fabricated":[38],"in":[39],"65nm":[40],"CMOS":[41],"process,":[42],"proposed":[44,79],"PLL":[45],"operates":[46],"over":[47],"wide":[49,82],"frequency":[50],"range":[51],"of":[52],"4GHz-5.5GHz":[53],"and":[54],"1.9ps":[56],"<sub":[57],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[59],"while":[61],"consuming":[62],"only":[63],"4mW.":[64],"The":[65,78,92],"measured":[66],"in-band":[67],"phase":[68],"better":[71,101],"than":[72,102],"-96":[73],"dBc/Hz":[74],"at":[75,98],"1MHz":[76],"offset.":[77],"FNDPLL":[80],"up":[84],"6MHz":[86],"50":[89],"MHz":[90],"reference.":[91],"FoM":[93],"-228.5dB,":[95],"which":[96],"least":[99],"20dB":[100],"all":[103],"reported":[104],"ring-based":[105],"FNDPLLs.":[106]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}