{"id":"https://openalex.org/W2179473349","doi":"https://doi.org/10.1109/cicc.2015.7338366","title":"A soft-error hardened process portable embedded microprocessor","display_name":"A soft-error hardened process portable embedded microprocessor","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2179473349","doi":"https://doi.org/10.1109/cicc.2015.7338366","mag":"2179473349"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2015.7338366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2015.7338366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020148365","display_name":"Vinay Vashishtha","orcid":"https://orcid.org/0000-0001-6017-6399"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinay Vashishtha","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085711547","display_name":"Srivatsan Chellappa","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srivatsan Chellappa","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000001812","display_name":"Anudeep R. Gogulamudi","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anudeep R. Gogulamudi","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068312762","display_name":"Aditya Gujja","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aditya Gujja","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076126930","display_name":"Chad Farnsworth","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chad Farnsworth","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.8235,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67827557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"58","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7890013456344604},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7309092879295349},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6949412822723389},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5540237426757812},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5234217643737793},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.5121988654136658},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5056695938110352},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.46385547518730164},{"id":"https://openalex.org/keywords/upset","display_name":"Upset","score":0.45574334263801575},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4475215971469879},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4392382800579071},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4144981801509857},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3053169250488281},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.24402597546577454},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19808751344680786},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11400625109672546},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.10609063506126404}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7890013456344604},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7309092879295349},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6949412822723389},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5540237426757812},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5234217643737793},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.5121988654136658},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5056695938110352},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.46385547518730164},{"id":"https://openalex.org/C2778002589","wikidata":"https://www.wikidata.org/wiki/Q2406791","display_name":"Upset","level":2,"score":0.45574334263801575},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4475215971469879},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4392382800579071},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4144981801509857},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3053169250488281},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.24402597546577454},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19808751344680786},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11400625109672546},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.10609063506126404},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2015.7338366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2015.7338366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337367","display_name":"Division of Materials Research","ror":"https://ror.org/01pc7k308"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1520786397","https://openalex.org/W1975975253","https://openalex.org/W1976924039","https://openalex.org/W2006435106","https://openalex.org/W2083621035","https://openalex.org/W2096294684","https://openalex.org/W2130512204","https://openalex.org/W2131529479","https://openalex.org/W2147297306","https://openalex.org/W2155335140"],"related_works":["https://openalex.org/W2102538861","https://openalex.org/W1523508240","https://openalex.org/W2622269177","https://openalex.org/W2086616086","https://openalex.org/W2978528242","https://openalex.org/W2165400042","https://openalex.org/W2081303028","https://openalex.org/W2160088500","https://openalex.org/W3208260600","https://openalex.org/W2012451149"],"abstract_inverted_index":{"An":[0],"embedded":[1],"microprocessor":[2],"core":[3],"designed":[4],"to":[5,38],"have":[6],"high":[7],"soft-error":[8],"immunity":[9],"is":[10,27,55,100],"presented.":[11,116],"The":[12,22,98],"design":[13,99],"achieves":[14],"hardness":[15],"via":[16],"architectural,":[17],"micro-architectural,":[18],"and":[19,47,65],"circuit":[20],"techniques.":[21],"basis":[23],"of":[24,49],"the":[25],"machine":[26],"a":[28,103],"dual-redundant":[29],"speculative":[30],"pipeline":[31],"that":[32],"detects":[33],"mismatches":[34],"at":[35],"their":[36],"commission":[37],"architectural":[39,53],"state.":[40],"Added":[41],"instructions":[42],"allow":[43,93],"software":[44],"controlled":[45],"recovery":[46],"restart":[48],"upset":[50,86],"instructions.":[51],"Key":[52],"state":[54],"stored":[56],"in":[57],"triple-mode":[58],"redundant,":[59],"self-correcting":[60],"logic.":[61],"Special":[62],"automated":[63],"place":[64],"route":[66],"flows":[67],"afford":[68],"robustness":[69],"against":[70],"multiple":[71],"node":[72],"charge":[73],"collection.":[74],"Full":[75],"clock":[76,85],"gating":[77],"allows":[78],"low":[79,95],"power,":[80],"while":[81],"redundant":[82],"clocks":[83],"mitigate":[84],"induced":[87],"errors.":[88],"Register":[89],"file":[90],"based":[91],"caches":[92],"near-threshold":[94],"voltage":[96],"operation.":[97],"implemented":[101],"on":[102],"commercial":[104],"90-nm":[105],"bulk":[106],"CMOS":[107],"process.":[108],"Silicon":[109],"results,":[110],"including":[111],"error":[112],"correction":[113],"examples,":[114],"are":[115]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}