{"id":"https://openalex.org/W2093056180","doi":"https://doi.org/10.1109/cicc.2014.6946138","title":"Characterization of radiation-induced SRAM and logic soft errors from 0.33V to 1.0V in 65nm CMOS","display_name":"Characterization of radiation-induced SRAM and logic soft errors from 0.33V to 1.0V in 65nm CMOS","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2093056180","doi":"https://doi.org/10.1109/cicc.2014.6946138","mag":"2093056180"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2014.6946138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2014.6946138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034651290","display_name":"Robert Paw\u0142owski","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Robert Pawlowski","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063749282","display_name":"Joseph Crop","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Crop","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018572841","display_name":"Minki Cho","orcid":"https://orcid.org/0000-0003-3745-122X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minki Cho","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tschanz","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110182310","display_name":"Thomas D. Fairbanks","orcid":null},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas Fairbanks","raw_affiliation_strings":["Los Alamos National Laboratory, Los Alamos, NM, USA","Los Alamos National Laboratory,Los Alamos, NM, USA"],"affiliations":[{"raw_affiliation_string":"Los Alamos National Laboratory, Los Alamos, NM, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Los Alamos National Laboratory,Los Alamos, NM, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006791094","display_name":"Heather Quinn","orcid":"https://orcid.org/0000-0003-4690-9503"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Heather Quinn","raw_affiliation_strings":["Los Alamos National Laboratory, Los Alamos, NM, USA","Los Alamos National Laboratory,Los Alamos, NM, USA"],"affiliations":[{"raw_affiliation_string":"Los Alamos National Laboratory, Los Alamos, NM, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Los Alamos National Laboratory,Los Alamos, NM, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shekhar Borkar","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112245798","display_name":"Patrick Yin Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Yin Chiang","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5034651290"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":1.884,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.87704107,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7579978704452515},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7561585903167725},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.5710119605064392},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5602529048919678},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5419297218322754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45743682980537415},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.42455387115478516},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42019039392471313},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.275810182094574},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26122158765792847},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.24190554022789001},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.23617765307426453},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.1375369429588318}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7579978704452515},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7561585903167725},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.5710119605064392},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5602529048919678},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5419297218322754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45743682980537415},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.42455387115478516},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42019039392471313},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.275810182094574},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26122158765792847},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.24190554022789001},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.23617765307426453},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.1375369429588318}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2014.6946138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2014.6946138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6299999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1998525920","https://openalex.org/W2050431855","https://openalex.org/W2105175332","https://openalex.org/W2114580895","https://openalex.org/W2126248298","https://openalex.org/W2130780249","https://openalex.org/W2169213530","https://openalex.org/W2544676522"],"related_works":["https://openalex.org/W2620829698","https://openalex.org/W1485027372","https://openalex.org/W3122096049","https://openalex.org/W2546294410","https://openalex.org/W173185306","https://openalex.org/W2370671356","https://openalex.org/W2093056180","https://openalex.org/W2904084591","https://openalex.org/W2061506901","https://openalex.org/W4241204756"],"abstract_inverted_index":{"This":[0],"work":[1],"details":[2],"a":[3,40,61,78],"process-portable":[4],"test":[5,34,95],"chip,":[6],"fabricated":[7],"in":[8,64,81,98],"65nm":[9],"CMOS,":[10],"specifically":[11],"designed":[12],"to":[13,46,75],"measure":[14],"radiation-induced":[15],"soft":[16],"error":[17],"rate":[18],"(SER)":[19],"during":[20],"operation":[21],"at":[22,48,110],"near-threshold.":[23],"A":[24],"variety":[25],"of":[26,43,58,86,93],"SRAM,":[27],"register":[28],"file":[29],"(RF),":[30],"and":[31,77,104],"digital":[32,87],"logic":[33,88],"structures":[35],"are":[36],"included":[37],"that":[38],"provide":[39],"comprehensive":[41],"assessment":[42],"circuit":[44,106],"sensitivities":[45],"radiation":[47],"low":[49,111],"V":[50,67,112],"<sub":[51,68,113],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[52,69,114],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[53,70,115],".":[54,116],"Neutron":[55],"irradiation":[56],"measurements":[57],"SRAM/RF":[59],"show":[60],"6.45x":[62],"increase":[63,80],"SER":[65,103],"when":[66,108],"is":[71],"lowered":[72],"from":[73],"1.0V":[74],"0.33V,":[76],"2.6x":[79],"multi-bit":[82],"upsets.":[83],"Alpha":[84],"bombardment":[85],"tests":[89],"demonstrates":[90],"the":[91,100],"effectiveness":[92],"this":[94],"chip":[96],"platform":[97],"characterizing":[99],"relationship":[101],"between":[102],"different":[105],"characteristics":[107],"operating":[109]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}