{"id":"https://openalex.org/W2062550178","doi":"https://doi.org/10.1109/cicc.2014.6946133","title":"A methodology for yield-specific leakage estimation in memory","display_name":"A methodology for yield-specific leakage estimation in memory","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2062550178","doi":"https://doi.org/10.1109/cicc.2014.6946133","mag":"2062550178"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2014.6946133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2014.6946133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103573745","display_name":"Subho Chatterjee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Subho Chatterjee","raw_affiliation_strings":["Intel Custom Foundry, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Custom Foundry, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108470833","display_name":"Pramod Kolar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pramod Kolar","raw_affiliation_strings":["Intel Custom Foundry, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Custom Foundry, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017067421","display_name":"Wei Jian Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Jian Chan","raw_affiliation_strings":["Intel Custom Foundry, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Custom Foundry, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044437860","display_name":"Jae Y Ko","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae Y Ko","raw_affiliation_strings":["Intel Custom Foundry, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Custom Foundry, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000042800","display_name":"Gunjan Pandya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gunjan H. Pandya","raw_affiliation_strings":["Intel Custom Foundry, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Custom Foundry, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103573745"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10778667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"36","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.8121851086616516},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7713266611099243},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6796990036964417},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.514358401298523},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.508049488067627},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.48470520973205566},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.47190338373184204},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.45359984040260315},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44521716237068176},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.29930317401885986},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26169854402542114},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23760703206062317},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23535853624343872},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.18605822324752808}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.8121851086616516},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7713266611099243},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6796990036964417},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.514358401298523},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.508049488067627},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.48470520973205566},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.47190338373184204},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.45359984040260315},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44521716237068176},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.29930317401885986},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26169854402542114},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23760703206062317},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23535853624343872},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.18605822324752808},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2014.6946133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2014.6946133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1984711740","https://openalex.org/W2014357578","https://openalex.org/W2078640870","https://openalex.org/W2106750098","https://openalex.org/W2110134128","https://openalex.org/W2125892790","https://openalex.org/W2131862714","https://openalex.org/W2170469301","https://openalex.org/W4251265354"],"related_works":["https://openalex.org/W2297319780","https://openalex.org/W2178217057","https://openalex.org/W1972800815","https://openalex.org/W2548830639","https://openalex.org/W2159770326","https://openalex.org/W4252086734","https://openalex.org/W1505038800","https://openalex.org/W2051027227","https://openalex.org/W2358708508","https://openalex.org/W4301258909"],"abstract_inverted_index":{"A":[0],"simulation":[1],"based":[2],"pre-silicon":[3],"leakage":[4,27,48,66],"estimation":[5],"methodology":[6,12,84],"for":[7],"SRAM":[8],"is":[9,13,42],"proposed.":[10],"The":[11],"easily":[14],"extended":[15],"to":[16,35,44,50,70,87],"different":[17,60,72],"voltage":[18],"and":[19,22,37],"temperature":[20],"corners":[21],"it":[23],"enables":[24],"determination":[25],"of":[26,33,53,103],"yield.":[28],"It":[29,41],"comprehends":[30],"the":[31,78,83,101],"impact":[32,52],"die":[34,36,39],"within":[38,97],"variations.":[40],"used":[43],"generate":[45],"yield":[46],"specific":[47],"multipliers":[49],"capture":[51],"variability":[54],"on":[55],"leakage.":[56],"Comparative":[57],"studies":[58],"between":[59],"bit":[61],"cells":[62],"show":[63],"that":[64],"relative":[65],"could":[67],"be":[68],"up":[69],"53%":[71],"if":[73],"we":[74],"do":[75],"not":[76],"use":[77],"methodology.":[79],"Finally,":[80],"results":[81],"from":[82],"are":[85],"shown":[86],"match":[88],"measured":[89],"silicon":[90],"data":[91],"at":[92],"22nm":[93],"tri-gate":[94],"CMOS":[95],"technology":[96],"12%":[98],"accuracy":[99],"over":[100],"region":[102],"interest.":[104]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}