{"id":"https://openalex.org/W1977647125","doi":"https://doi.org/10.1109/cicc.2014.6945994","title":"Design for test of a mm-Wave ADPLL-based transmitter","display_name":"Design for test of a mm-Wave ADPLL-based transmitter","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1977647125","doi":"https://doi.org/10.1109/cicc.2014.6945994","mag":"1977647125"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2014.6945994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2014.6945994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023144660","display_name":"Wanghua Wu","orcid":"https://orcid.org/0000-0002-6425-5294"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]},{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["NL","US"],"is_corresponding":true,"raw_author_name":"Wanghua Wu","raw_affiliation_strings":["Electronic Research Laboratory/DIMES, Delft University of Technology, The Netherlands","Marvel1 Semiconductor Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electronic Research Laboratory/DIMES, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Marvel1 Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"R. Bogdan Staszewski","raw_affiliation_strings":["Electronic Research Laboratory/DIMES, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Electronic Research Laboratory/DIMES, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405870","display_name":"John R. Long","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"John R. Long","raw_affiliation_strings":["Electronic Research Laboratory/DIMES, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Electronic Research Laboratory/DIMES, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023144660"],"corresponding_institution_ids":["https://openalex.org/I4210154351","https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56533772,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"48","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.805173933506012},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6718417406082153},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6340703368186951},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6173801422119141},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5809685587882996},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5750287771224976},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.553935170173645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5242248177528381},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5203513503074646},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45494839549064636},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4499073624610901},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.44595056772232056},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.4455319046974182},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.441719114780426},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3416389226913452},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21911698579788208},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1921766698360443},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1460265815258026},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.12713274359703064},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.07808184623718262}],"concepts":[{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.805173933506012},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6718417406082153},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6340703368186951},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6173801422119141},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5809685587882996},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5750287771224976},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.553935170173645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5242248177528381},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5203513503074646},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45494839549064636},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4499073624610901},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.44595056772232056},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.4455319046974182},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.441719114780426},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3416389226913452},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21911698579788208},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1921766698360443},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1460265815258026},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.12713274359703064},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.07808184623718262},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2014.6945994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2014.6945994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1524272938","https://openalex.org/W2017690880","https://openalex.org/W2043250436","https://openalex.org/W2069028680","https://openalex.org/W2070507767","https://openalex.org/W2084128131","https://openalex.org/W2084208879","https://openalex.org/W2110437760","https://openalex.org/W2117319580","https://openalex.org/W2117669487","https://openalex.org/W2139365850","https://openalex.org/W2152144298","https://openalex.org/W2536042287","https://openalex.org/W2537207795"],"related_works":["https://openalex.org/W1991465945","https://openalex.org/W51919102","https://openalex.org/W2108140302","https://openalex.org/W1527836777","https://openalex.org/W2099176192","https://openalex.org/W1976242652","https://openalex.org/W2000140246","https://openalex.org/W2105657695","https://openalex.org/W2090728180","https://openalex.org/W2038859986"],"abstract_inverted_index":{"The":[0,106],"advantages":[1],"of":[2,53,65,77],"on-chip":[3,46],"debugging":[4],"capability":[5,93],"and":[6,26,73,99,103,108,113],"critical":[7,82],"RF":[8,91],"performance":[9,80],"characterization":[10,29,75,92],"are":[11,89,111],"myriad":[12],"in":[13,120],"a":[14,116],"system-on-chip":[15],"(SoC)":[16],"application.":[17],"This":[18],"paper":[19],"focuses":[20],"on":[21,94],"design":[22,27,55],"for":[23,28],"test":[24,71,97,101],"(DFT)":[25],"(DFC)":[30],"techniques":[31,110],"applied":[32],"to":[33,48],"an":[34,78],"all-digital":[35],"phase-locked":[36],"loop":[37],"(ADPLL)":[38],"transmitter":[39,119],"targeting":[40],"mm-wave":[41],"frequencies.":[42],"System":[43],"snapshotting":[44],"via":[45],"SRAM":[47],"identify":[49],"the":[50,54,63],"root":[51],"cause":[52],"deficiencies":[56],"accurately":[57],"is":[58],"proposed.":[59],"More":[60],"importantly,":[61],"offer":[62],"possibility":[64],"self-healing.":[66],"Moreover,":[67],"low-cost,":[68],"built-in":[69],"self":[70,74],"(BIST)":[72],"(BISC)":[76],"ADPLL":[79],"including":[81],"building":[83],"blocks":[84],"(e.g.,":[85],"digitally":[86],"controlled":[87],"oscillator)":[88],"presented.":[90],"chip":[95],"enhances":[96],"coverage,":[98],"reduces":[100],"time":[102],"production":[104],"cost.":[105],"DFT":[107],"DFC":[109],"integrated":[112],"benchmarked":[114],"using":[115],"60-GHz":[117],"ADPLL-based":[118],"65-nm":[121],"CMOS.":[122]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}