{"id":"https://openalex.org/W2048363217","doi":"https://doi.org/10.1109/cicc.2013.6658568","title":"High-speed wireline timing recovery &amp; PLLs","display_name":"High-speed wireline timing recovery &amp; PLLs","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2048363217","doi":"https://doi.org/10.1109/cicc.2013.6658568","mag":"2048363217"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2013.6658568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002814402","display_name":"Samuel Palermo","orcid":"https://orcid.org/0000-0002-6555-1474"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Samuel Palermo","raw_affiliation_strings":["Texas A&amp;M University"],"affiliations":[{"raw_affiliation_string":"Texas A&amp;M University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057971327","display_name":"Kimo Tam","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kimo Tam","raw_affiliation_strings":["Analog Devices, Inc","ANALOG DEVICES, INC"],"affiliations":[{"raw_affiliation_string":"Analog Devices, Inc","institution_ids":["https://openalex.org/I117023288"]},{"raw_affiliation_string":"ANALOG DEVICES, INC","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002814402"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10835171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.9767642021179199},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6289808750152588},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5681182146072388},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5483359694480896},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5414202213287354},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.49933338165283203},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.45243269205093384},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36049917340278625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34155720472335815},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31937238574028015},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2884921431541443},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23950237035751343},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.17330652475357056},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16668561100959778}],"concepts":[{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.9767642021179199},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6289808750152588},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5681182146072388},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5483359694480896},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5414202213287354},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.49933338165283203},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.45243269205093384},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36049917340278625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34155720472335815},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31937238574028015},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2884921431541443},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23950237035751343},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.17330652475357056},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16668561100959778},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2013.6658568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2368190399","https://openalex.org/W2374510365","https://openalex.org/W2048363217","https://openalex.org/W4234941684","https://openalex.org/W2088147672","https://openalex.org/W3127036230","https://openalex.org/W2085886550","https://openalex.org/W4253714237","https://openalex.org/W2371537919","https://openalex.org/W3113336138"],"abstract_inverted_index":{"Advances":[0],"in":[1,16,32,37],"high-performance":[2],"clock":[3],"generator":[4],"circuits":[5],"and":[6,19,24,44,57,59,64],"timing":[7,38],"recovery":[8,39],"techniques":[9,40],"are":[10],"essential":[11],"for":[12,41,68],"the":[13],"continued":[14],"improvements":[15],"performance,":[17],"power,":[18],"area":[20],"demanded":[21],"by":[22],"current":[23],"future":[25],"wireline":[26],"communication":[27],"systems.":[28],"The":[29],"papers":[30],"presented":[31],"this":[33],"section":[34],"highlight":[35],"developments":[36],"ADC-based":[42],"receivers":[43],"burst-mode":[45],"systems,":[46],"a":[47],"new":[48],"approach":[49],"to":[50],"realize":[51],"PLLs":[52],"with":[53],"peaking-free":[54],"transfer":[55],"functions,":[56],"analysis":[58],"design":[60],"comparisons":[61],"of":[62],"capacitor-multiplier":[63],"passive":[65],"loop":[66],"filters":[67],"low-area":[69],"PLL":[70],"implementations.":[71]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}
