{"id":"https://openalex.org/W1979809509","doi":"https://doi.org/10.1109/cicc.2013.6658534","title":"All-digital 90° phase-shift DLL with a dithering jitter suppression scheme","display_name":"All-digital 90° phase-shift DLL with a dithering jitter suppression scheme","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1979809509","doi":"https://doi.org/10.1109/cicc.2013.6658534","mag":"1979809509"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2013.6658534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109180346","display_name":"Dong\u2010Hoon Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dong-Hoon Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084041151","display_name":"Kyungho Ryu","orcid":"https://orcid.org/0000-0002-0354-4797"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungho Ryu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jung-Hyun Park","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung-Hyun Park","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101700863","display_name":"Won Lee","orcid":"https://orcid.org/0000-0002-6383-8754"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Won Lee","raw_affiliation_strings":["System LSI Division, Samsung Electronics Co., Ltd., Yongin-City, Gyenggi-Do, Korea","Syst. LSI Div., Samsung Electron. Co. Ltd., Yongin, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Division, Samsung Electronics Co., Ltd., Yongin-City, Gyenggi-Do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Syst. LSI Div., Samsung Electron. Co. Ltd., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109424862","display_name":"Seong-Ook Jung","orcid":"https://orcid.org/0000-0002-5720-4149"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seong-Ook Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4801,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67860814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"42","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9339317083358765},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.9069140553474426},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6604127883911133},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.529778003692627},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4563901424407959},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4504930078983307},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4418858587741852},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43688175082206726},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4179283380508423},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40931394696235657},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.40286532044410706},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3896683156490326},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3284044861793518},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.21672478318214417},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1594744324684143},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14251938462257385},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.06849196553230286}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9339317083358765},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.9069140553474426},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6604127883911133},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.529778003692627},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4563901424407959},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4504930078983307},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4418858587741852},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43688175082206726},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4179283380508423},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40931394696235657},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.40286532044410706},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3896683156490326},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3284044861793518},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.21672478318214417},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1594744324684143},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14251938462257385},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.06849196553230286},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2013.6658534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2021452744","https://openalex.org/W2043037338","https://openalex.org/W2043584381","https://openalex.org/W2066428821","https://openalex.org/W2160173333"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W2800982453","https://openalex.org/W2607980137","https://openalex.org/W2354050524","https://openalex.org/W2908219865","https://openalex.org/W2295601265","https://openalex.org/W3177439118","https://openalex.org/W4385624389","https://openalex.org/W1990401855","https://openalex.org/W2124954209"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,10,41,50,55,69],"90\u00b0":[3],"phase-shift":[4],"digital":[5],"delay-locked":[6],"loop":[7],"(DLL)":[8],"with":[9,68],"new":[11],"dithering":[12,19],"jitter":[13,61],"suppression":[14],"scheme.":[15],"Delay-line":[16],"control":[17],"code":[18],"is":[20,38,47,77,88],"effectively":[21],"suppressed":[22],"by":[23],"comparing":[24],"the":[25,28,31,84],"distribution":[26],"of":[27],"input":[29],"and":[30,54,58,83],"output":[32],"clock":[33],"jitter.":[34],"The":[35,73],"proposed":[36],"scheme":[37],"analyzed":[39],"through":[40],"stochastic":[42],"calculation.":[43],"A":[44],"test":[45],"chip":[46,86],"fabricated":[48],"using":[49],"45-nm":[51],"CMOS":[52],"technology,":[53],"1.95-ps":[56],"rms":[57],"12.89-ps":[59],"peak-to-peak":[60],"are":[62],"achieved":[63],"at":[64,80],"800-MHz":[65],"operating":[66],"frequency":[67],"1.1-V":[70],"supply":[71],"voltage.":[72],"measured":[74],"power":[75],"consumption":[76],"1.32":[78],"mW":[79],"800":[81],"MHz,":[82],"active":[85],"area":[87],"69.9":[89],"\u03bcm":[90],"x":[91],"49.3":[92],"\u03bcm.":[93]},"counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}